Power MOSFET integration

A method for integration is disclosed herein. The method includes forming an N-type double drain (NDD) layer, and fabricating at least one transistor from a controller circuitry and a transistor switch on a single chip. The controller circuitry is operable for controlling the transistor switch.

Saved in:
Bibliographic Details
Main Authors Kao, Jungcheng, Guo, Luming
Format Patent
LanguageEnglish
Published 21.08.2012
Online AccessGet full text

Cover

More Information
Summary:A method for integration is disclosed herein. The method includes forming an N-type double drain (NDD) layer, and fabricating at least one transistor from a controller circuitry and a transistor switch on a single chip. The controller circuitry is operable for controlling the transistor switch.