Indeterminate state logic insertion
Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented method receives an original design input from a requester to form a received input and determines whether the received input contains an indete...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
13.03.2012
|
Online Access | Get full text |
Cover
Loading…
Abstract | Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented method receives an original design input from a requester to form a received input and determines whether the received input contains an indeterminate output. Responsive to a determination that the received input contains an indeterminate output, the computer-implemented method generates a temporary design from the received input, wherein the temporary design contains "unique" output and all inputs, updates the temporary design, and synthesizes the original design and each temporary design individually to form a synthesized original design and a set of synthesized temporary designs. The computer-implemented method merges the synthesized original design with the set of synthesized temporary design to form a final design; and returns the final design to the requester. |
---|---|
AbstractList | Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented method receives an original design input from a requester to form a received input and determines whether the received input contains an indeterminate output. Responsive to a determination that the received input contains an indeterminate output, the computer-implemented method generates a temporary design from the received input, wherein the temporary design contains "unique" output and all inputs, updates the temporary design, and synthesizes the original design and each temporary design individually to form a synthesized original design and a set of synthesized temporary designs. The computer-implemented method merges the synthesized original design with the set of synthesized temporary design to form a final design; and returns the final design to the requester. |
Author | Muhlada, Michael Patrick Winemiller, Chad Everett Gerowitz, Robert Glen |
Author_xml | – sequence: 1 givenname: Robert Glen surname: Gerowitz fullname: Gerowitz, Robert Glen – sequence: 2 givenname: Michael Patrick surname: Muhlada fullname: Muhlada, Michael Patrick – sequence: 3 givenname: Chad Everett surname: Winemiller fullname: Winemiller, Chad Everett |
BookMark | eNrjYmDJy89L5WRQ9sxLSS1JLcrNzEssSVUoLgGROfnpmckKmXnFqUUlmfl5PAysaYk5xam8UJqbQcHNNcTZQ7e0uACoPK-kOD69KBFEGVgYGpsZmFoaE6EEAMFMKWk |
ContentType | Patent |
CorporateAuthor | International Business Machines Corporation |
CorporateAuthor_xml | – name: International Business Machines Corporation |
DBID | EFH |
DatabaseName | USPTO Issued Patents |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 08136059 |
GroupedDBID | EFH |
ID | FETCH-uspatents_grants_081360593 |
IEDL.DBID | EFH |
IngestDate | Sun Mar 05 22:30:37 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_grants_081360593 |
OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8136059 |
ParticipantIDs | uspatents_grants_08136059 |
PatentNumber | 8136059 |
PublicationCentury | 2000 |
PublicationDate | 20120313 |
PublicationDateYYYYMMDD | 2012-03-13 |
PublicationDate_xml | – month: 03 year: 2012 text: 20120313 day: 13 |
PublicationDecade | 2010 |
PublicationYear | 2012 |
References | Wand et al. (2005/0229123) 20051000 Cruz et al. (7127691) 20061000 Gutberlet et al. (2005/0273752) 20051200 (2004102703) 20040200 Yamada (2004/0034815) 20040200 Killian et al. (7020854) 20060300 Wang et al. (2007/0168803) 20070700 Nishi (7318213) 20080100 Yamada (7174530) 20070200 Khoche et al. (6311317) 20011000 Gutberlet et al. (7353491) 20080400 Minami et al. (2002/0162087) 20021000 |
References_xml | – year: 20051200 ident: 2005/0273752 contributor: fullname: Gutberlet et al. – year: 20040200 ident: 2004102703 – year: 20011000 ident: 6311317 contributor: fullname: Khoche et al. – year: 20060300 ident: 7020854 contributor: fullname: Killian et al. – year: 20021000 ident: 2002/0162087 contributor: fullname: Minami et al. – year: 20070700 ident: 2007/0168803 contributor: fullname: Wang et al. – year: 20051000 ident: 2005/0229123 contributor: fullname: Wand et al. – year: 20070200 ident: 7174530 contributor: fullname: Yamada – year: 20080100 ident: 7318213 contributor: fullname: Nishi – year: 20080400 ident: 7353491 contributor: fullname: Gutberlet et al. – year: 20061000 ident: 7127691 contributor: fullname: Cruz et al. – year: 20040200 ident: 2004/0034815 contributor: fullname: Yamada |
Score | 2.8460262 |
Snippet | Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | Indeterminate state logic insertion |
URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8136059 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVxNSwMxEB3aIqgnRcX6RUCv0U2yXXfP0mUVlB4UeiubSSKCpqWb4t93kmrxotcEXj6GzLwhbwbgShW5wKysOJFh5OQlowjAIRea6IE0WAgRa4cfn4rmJX-YjqY9aDa1MB_0jPiC9tJdr7pFmCdxJbn3teH5uvlz7BHoY_eBT_8-b83EuJtSKGLmVR_6ZRalXeO62YVtgiDK5kP3K2jUe7A1SaP70LP-AC7vvfnRngTLUiUPS56Hvfn4J043dAisHj_fNXyDOHtdRqXKLPteWR3BgDJ2ewzMSUU5Z1W49tbmiE7rqkVtS7SmlWjkEIZ_wpz8M3cKOxSvZZRACXUGg7Bc2XOKiUFfpAN_AcAVbQc |
link.rule.ids | 230,309,786,808,891,64394 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfVzLSgMxFL3UKj5Wior1GdBttEnGcWatHaY-yiwUuhsmLxE0LZ0Uf9-bVIsb3SZw8yL3nJBzD8CFSBOm-llOkQwrilkyiACsokwiPeBapYyF2uGnUVq-JPfj63EHymUtzAdeIzrFubSX83bqJ1Fciel9cfB0Yf4cPAJdcB_4dO-TRlfaXmVMIDPPV2A1YGxw0R8U5RZsYBAkbc63v2Cj2Ia1KrbuQMe4XTgfOv2jPvGGxFoeEnMPeXPhVxz3aA9IMXi-LekyYv06C1qVuv89ttiHLr7ZzQEQywW-OvPUNjcmUcpKmTdKmkwZ3XCleQ96f4Y5_KfvDNaru6J-HI4ejmATwZsHPRQTx9D1s7k5QYD08jSu_QtDzXAB |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Indeterminate+state+logic+insertion&rft.inventor=Gerowitz%2C+Robert+Glen&rft.inventor=Muhlada%2C+Michael+Patrick&rft.inventor=Winemiller%2C+Chad+Everett&rft.number=8136059&rft.date=2012-03-13&rft.externalDBID=n%2Fa&rft.externalDocID=08136059 |