Indeterminate state logic insertion

Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented method receives an original design input from a requester to form a received input and determines whether the received input contains an indete...

Full description

Saved in:
Bibliographic Details
Main Authors Gerowitz, Robert Glen, Muhlada, Michael Patrick, Winemiller, Chad Everett
Format Patent
LanguageEnglish
Published 13.03.2012
Online AccessGet full text

Cover

Loading…
More Information
Summary:Illustrative embodiments provide a computer-implemented method for resolving indeterminate states by inserting logic into a design. The computer-implemented method receives an original design input from a requester to form a received input and determines whether the received input contains an indeterminate output. Responsive to a determination that the received input contains an indeterminate output, the computer-implemented method generates a temporary design from the received input, wherein the temporary design contains "unique" output and all inputs, updates the temporary design, and synthesizes the original design and each temporary design individually to form a synthesized original design and a set of synthesized temporary designs. The computer-implemented method merges the synthesized original design with the set of synthesized temporary design to form a final design; and returns the final design to the requester.