Manufacturing method for integrating a shunt resistor into a semiconductor package

An integrated circuit package that comprises a lead frame, an integrated circuit located on the lead frame and a shunt resistor coupled to the lead frame and to the integrated circuit. The shunt resistor has a lower temperature coefficient of resistance than the lead frame, and the lead frame has a...

Full description

Saved in:
Bibliographic Details
Main Authors Udompanyavit, Ubol, Koduri, Sreenivasan K, Steele, Gerald W, Cole, Jason M, Kummerl, Steven
Format Patent
LanguageEnglish
Published 06.03.2012
Online AccessGet full text

Cover

Abstract An integrated circuit package that comprises a lead frame, an integrated circuit located on the lead frame and a shunt resistor coupled to the lead frame and to the integrated circuit. The shunt resistor has a lower temperature coefficient of resistance than the lead frame, and the lead frame has a lower resistivity than the shunt resistor. The shunt resistor has a low-resistance coupling to external leads of the lead frame, or, the shunt resistor has its own integrated external leads.
AbstractList An integrated circuit package that comprises a lead frame, an integrated circuit located on the lead frame and a shunt resistor coupled to the lead frame and to the integrated circuit. The shunt resistor has a lower temperature coefficient of resistance than the lead frame, and the lead frame has a lower resistivity than the shunt resistor. The shunt resistor has a low-resistance coupling to external leads of the lead frame, or, the shunt resistor has its own integrated external leads.
Author Koduri, Sreenivasan K
Cole, Jason M
Steele, Gerald W
Udompanyavit, Ubol
Kummerl, Steven
Author_xml – sequence: 1
  givenname: Ubol
  surname: Udompanyavit
  fullname: Udompanyavit, Ubol
– sequence: 2
  givenname: Sreenivasan K
  surname: Koduri
  fullname: Koduri, Sreenivasan K
– sequence: 3
  givenname: Gerald W
  surname: Steele
  fullname: Steele, Gerald W
– sequence: 4
  givenname: Jason M
  surname: Cole
  fullname: Cole, Jason M
– sequence: 5
  givenname: Steven
  surname: Kummerl
  fullname: Kummerl, Steven
BookMark eNqNjDsOwjAQBV1Awe8OewEkME2oUSIaGkSPVs7asULWkXd9f7DgAFQjzRu9tVlwYlqZ-w25eHRacuQAE-mQevApQ2SlkFGrRpChsEImiaLfMVVLU3SJ--KqnNGNGGhrlh5fQrsfNwa69nG57ovMqMQqz89vxaE52rO1zemP5A1T_TtR
ContentType Patent
CorporateAuthor Texas Instruments Incorporated
CorporateAuthor_xml – name: Texas Instruments Incorporated
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 08129228
GroupedDBID EFH
ID FETCH-uspatents_grants_081292283
IEDL.DBID EFH
IngestDate Sun Mar 05 22:30:42 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_081292283
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8129228
ParticipantIDs uspatents_grants_08129228
PatentNumber 8129228
PublicationCentury 2000
PublicationDate 20120306
PublicationDateYYYYMMDD 2012-03-06
PublicationDate_xml – month: 03
  year: 2012
  text: 20120306
  day: 06
PublicationDecade 2010
PublicationYear 2012
References Fissore et al. (6933593) 20050800
Andreycak et al. (6150714) 20001100
Stitt, II et al. (6225684) 20010500
Sasaki et al. (2005/0263863) 20051200
Scilia (2008/0224634) 20080900
Paulson et al. (4591821) 19860500
Mohd Arshad (2007/0063333) 20070300
Yamaguchi (2007/0085045) 20070400
Sander (2007/0195476) 20070800
Tamba et al. (6313598) 20011100
Mathew (5804880) 19980900
Nakano et al. (2008/0257732) 20081000
Matsunaga et al. (2008/0067649) 20080300
Usui et al. (2005/0272252) 20051200
Smith et al. (5534788) 19960700
Yamaguchi (2005/0194552) 20050900
Chow et al. (7005325) 20060200
Tsunoda (5023684) 19910600
Gibson et al. (6927481) 20050800
Uchida et al. (5889325) 19990300
References_xml – year: 20080900
  ident: 2008/0224634
  contributor:
    fullname: Scilia
– year: 20070800
  ident: 2007/0195476
  contributor:
    fullname: Sander
– year: 19960700
  ident: 5534788
  contributor:
    fullname: Smith et al.
– year: 19980900
  ident: 5804880
  contributor:
    fullname: Mathew
– year: 20051200
  ident: 2005/0272252
  contributor:
    fullname: Usui et al.
– year: 20011100
  ident: 6313598
  contributor:
    fullname: Tamba et al.
– year: 20050900
  ident: 2005/0194552
  contributor:
    fullname: Yamaguchi
– year: 20010500
  ident: 6225684
  contributor:
    fullname: Stitt, II et al.
– year: 19860500
  ident: 4591821
  contributor:
    fullname: Paulson et al.
– year: 20070400
  ident: 2007/0085045
  contributor:
    fullname: Yamaguchi
– year: 19910600
  ident: 5023684
  contributor:
    fullname: Tsunoda
– year: 20081000
  ident: 2008/0257732
  contributor:
    fullname: Nakano et al.
– year: 20051200
  ident: 2005/0263863
  contributor:
    fullname: Sasaki et al.
– year: 20080300
  ident: 2008/0067649
  contributor:
    fullname: Matsunaga et al.
– year: 20050800
  ident: 6933593
  contributor:
    fullname: Fissore et al.
– year: 19990300
  ident: 5889325
  contributor:
    fullname: Uchida et al.
– year: 20060200
  ident: 7005325
  contributor:
    fullname: Chow et al.
– year: 20070300
  ident: 2007/0063333
  contributor:
    fullname: Mohd Arshad
– year: 20050800
  ident: 6927481
  contributor:
    fullname: Gibson et al.
– year: 20001100
  ident: 6150714
  contributor:
    fullname: Andreycak et al.
Score 2.846329
Snippet An integrated circuit package that comprises a lead frame, an integrated circuit located on the lead frame and a shunt resistor coupled to the lead frame and...
SourceID uspatents
SourceType Open Access Repository
Title Manufacturing method for integrating a shunt resistor into a semiconductor package
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8129228
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB52F0E9KSquL3LwGu0j7aZn2VKElUUU9iZJkyCo6WJb_Ps7k-riRU-BGRgmCZOZgfm-AFxLoizXynHnlOVCG8FlnBpuRVxHOpdZ5AgovHjIq2dxv8pWI6i2WJgPDCO-Rl_am75dd00YrsTnfbh4PpA_E0egJ_aBL__eKLM07hYTVZEkcgxjGdFo17ys9mEXTWDJ5rv2V9IoD2BnGaSHMLL-CB4XyveEIwjAQDZ83cywZmQ_lA0kVqx97X3HsAsOBB6kbEhKQ-yNJ3ZWFGKj-4Y7OAZWzp_uKr514AXt0BJ9O5qewAQbfHsKzMha2NQUsdaJmNVamaTAULLZzEW6sHYK0z_NnP2jO4c9TO9JmJjKL2DSffb2ElNop6_C-WwARl1_kw
link.rule.ids 230,309,786,808,891,64396
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLbGQDxOIECMZw5cA12bdu0ZVpXHpgqBtNvUNImQGOlEW_H3sVOYuMApkiNZzsP5bMn-AnAZE2W5LAw3ptBcSCV4PAwU12JYejKKQ89Qo_BkGmUv4n4WznqQrXph3tGN-BJtqa_aetlUrrgSn_fu4HlH_kwcgZbYBz7toipUrsw1AlXi-_EarBPG0l0fp9kObKESDNpsU_-CjXQXNnIn3YOetvvwNClsS50ErjWQdZ83M4wa2Q9pA4kLVr-2tmGYBzsKD5qsSEpl7JUlflYUYqr7hms4AJaOn28yvjJgjnpo8L5NDQ6hjym-PgKm4lLoQCVDKX0xKmWh_ASdSYcj48lE6wEM_lRz_M_cBWzmt-n88W76cALbiPW-K5-KTqHffLT6DPG0keduq74Arv2Cjw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Manufacturing+method+for+integrating+a+shunt+resistor+into+a+semiconductor+package&rft.inventor=Udompanyavit%2C+Ubol&rft.inventor=Koduri%2C+Sreenivasan+K&rft.inventor=Steele%2C+Gerald+W&rft.inventor=Cole%2C+Jason+M&rft.inventor=Kummerl%2C+Steven&rft.number=8129228&rft.date=2012-03-06&rft.externalDBID=n%2Fa&rft.externalDocID=08129228