Specifying and validating untimed nets

In accordance with an aspect of the present invention, specifying a portion of a circuit design to be treated as untimed by static timing analysis is performed on the RTL design by means of an attribute annotation. The process is operable to map through to the Physical Design by correlating latches...

Full description

Saved in:
Bibliographic Details
Main Authors DiLullo, Jack, Kalla, Ronald Nick, Meil, Gavin Balfour, Ritzinger, Jeffrey Mark
Format Patent
LanguageEnglish
Published 21.02.2012
Online AccessGet full text

Cover

More Information
Summary:In accordance with an aspect of the present invention, specifying a portion of a circuit design to be treated as untimed by static timing analysis is performed on the RTL design by means of an attribute annotation. The process is operable to map through to the Physical Design by correlating latches and chip-level nets. This allows the testing process to become closed-loop. Design and simulation time is also greatly reduced due to the accessibility of RTL design.