Method and apparatus for coherent device initialization and access

A method and apparatus for enabling usage of an accelerator device in a processor socket is herein described. A set of inter-processor messages is utilized to initialize a configuration/memory space of the accelerator device. As an example, a first set of inter-processor interrupts (IPIs) is sent to...

Full description

Saved in:
Bibliographic Details
Main Authors Stillwell, Jr, Paul M, Chitlur, Nagabhushan, Bradford, Dennis, Rankin, Linda
Format Patent
LanguageEnglish
Published 20.12.2011
Online AccessGet full text

Cover

More Information
Summary:A method and apparatus for enabling usage of an accelerator device in a processor socket is herein described. A set of inter-processor messages is utilized to initialize a configuration/memory space of the accelerator device. As an example, a first set of inter-processor interrupts (IPIs) is sent to indicate a base address of a memory space and a second set of IPIs is sent to indicate a size of the memory space. Furthermore, similar methods and apparatus' are herein described for dynamic reconfiguration of an accelerator device in a processor socket.