Alternate 4-terminal JFET geometry to reduce gate to source capacitance

A 4-Terminal JFET includes a substrate having a first conduction type and an upper layer having a second, opposite, conduction type over the substrate. A gate and a source are embedded in the upper layer. A gate pad is electrically connected to the gate. A region, which has a first conduction type,...

Full description

Saved in:
Bibliographic Details
Main Authors Hullinger, Derek, Decker, Keith
Format Patent
LanguageEnglish
Published 15.11.2011
Online AccessGet full text

Cover

More Information
Summary:A 4-Terminal JFET includes a substrate having a first conduction type and an upper layer having a second, opposite, conduction type over the substrate. A gate and a source are embedded in the upper layer. A gate pad is electrically connected to the gate. A region, which has a first conduction type, is formed in the upper layer and separates the upper layer into two sections. This region reduces the overall capacitance between the gate pad and the source. Reduced overall gate to source capacitance can result in reduced noise amplification in the JFET.