Circuit for high speed dynamic memory
A memory cell includes a write access transistor coupled between a storage node and a write bit line, and active during a write cycle responsive to a voltage on a write word line; a read access transistor coupled between a read word line and a read bit line, and active during a read cycle responsive...
Saved in:
| Main Authors | , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
30.08.2011
|
| Online Access | Get full text |
Cover
Loading…
| Summary: | A memory cell includes a write access transistor coupled between a storage node and a write bit line, and active during a write cycle responsive to a voltage on a write word line; a read access transistor coupled between a read word line and a read bit line, and active during a read cycle responsive to a voltage at the storage node; and a storage capacitor coupled between the read word line and the storage node. Methods for operating the memory cell are also disclosed. |
|---|