Metal stress memorization technology

A semiconductor device and method for manufacturing a tensile strained NMOS and a compressive strained PMOS transistor pair, wherein a stressor material is sacrificial is disclosed. The method provides for a substrate, which includes a source/drain for an NMOS transistor, and a PMOS transistor. A fi...

Full description

Saved in:
Bibliographic Details
Main Authors Ke, Chung-Hu, Kuan, Ta-Ming, Ko, Chih-Hsin, Lee, Wen-Chin
Format Patent
LanguageEnglish
Published 26.07.2011
Online AccessGet full text

Cover

More Information
Summary:A semiconductor device and method for manufacturing a tensile strained NMOS and a compressive strained PMOS transistor pair, wherein a stressor material is sacrificial is disclosed. The method provides for a substrate, which includes a source/drain for an NMOS transistor, and a PMOS transistor. A first barrier layer is formed on the substrate and a first stressor material is formed on the first barrier layer. The first barrier layer is selectively removed from the PMOS transistor. The substrate is flash annealed and the remaining first stressor material and barrier layer is removed from the substrate.