Circuit and method for reducing overshoots in adaptively biased voltage regulators

Disclosed are a circuit and a method for adaptively biasing a voltage regulator with minimal output overshoot. The circuit includes an adaptive bias current mirror circuit further including a first transistor and a second transistor, the first transistor and the second transistor having source nodes...

Full description

Saved in:
Bibliographic Details
Main Authors Prasad, Soundararajan Srinivasa, Krishna, Damaraju Naga Radha
Format Patent
LanguageEnglish
Published 19.07.2011
Online AccessGet full text

Cover

More Information
Summary:Disclosed are a circuit and a method for adaptively biasing a voltage regulator with minimal output overshoot. The circuit includes an adaptive bias current mirror circuit further including a first transistor and a second transistor, the first transistor and the second transistor having source nodes coupled to a drain node of the first transistor. The circuit includes a common node coupled to the source node of the first transistor and the source node of the second transistor, wherein a source degenerate resistor is coupled to the adaptive bias current mirror circuit and is coupled to the common node and wherein the source degenerate resistor is configured to limit an output peak current of the voltage regulator circuit.