Semiconductor integrated circuit
A clock signal generation circuit into which a first clock signal and a control signal based on an address are inputted, and a second clock signal based on said first clock signal is generated after a lapse of predetermined time from said input of the control signal.
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English |
| Published |
25.01.2011
|
| Online Access | Get full text |
Cover
Loading…
| Summary: | A clock signal generation circuit into which a first clock signal and a control signal based on an address are inputted, and a second clock signal based on said first clock signal is generated after a lapse of predetermined time from said input of the control signal. |
|---|