Circuit for initializing a pipe latch unit in a semiconductor memory device

A semiconductor memory device includes a pipe latch unit having a plurality of pipe latches for latching data. An input controller controls input timing of data transmitted from data line to the pipe latch unit. An output controller controls output timing of data latched in the pipe latch unit. An i...

Full description

Saved in:
Bibliographic Details
Main Authors Kim, Kyoung-Nam, Cho, Ho-Youb
Format Patent
LanguageEnglish
Published 09.11.2010
Online AccessGet full text

Cover

More Information
Summary:A semiconductor memory device includes a pipe latch unit having a plurality of pipe latches for latching data. An input controller controls input timing of data transmitted from data line to the pipe latch unit. An output controller controls output timing of data latched in the pipe latch unit. An initialization controller controls the input controller and the output controller to thereby initialize the pipe latch unit in response to a read/write flag signal which is activated during a write operation.