Structure for task based debugger (transaction-event-job-trigger)

Disclosed is a design structure for an apparatus for a task based debugger (transaction-event-job-trigger). More specifically, an integrated event monitor for a SOC comprises functional cores each having a functional debug logic element. The cores are connected to an interconnect structure that link...

Full description

Saved in:
Bibliographic Details
Main Authors Bueti, Serafino, Goodnow, Kenneth J, Leonard, Todd E, Mann, Gregory J, Woodruff, Charles S
Format Patent
LanguageEnglish
Published 26.10.2010
Online AccessGet full text

Cover

More Information
Summary:Disclosed is a design structure for an apparatus for a task based debugger (transaction-event-job-trigger). More specifically, an integrated event monitor for a SOC comprises functional cores each having a functional debug logic element. The cores are connected to an interconnect structure that links the functional debug logic elements. Each functional debug logic element is specifically dedicated to a function of its corresponding core, wherein the functional debug logic elements generate a table of function-specific system events. The system events are function-specific with respect to an associated core, wherein the system events include transaction events, controller events, processor events, interconnect structure arbiter events, interconnect interface core events, high speed serial link core events, and/or codec events.