Hardware device data buffer
One embodiment includes a system comprising a processor configured to read and write data packets via a data bus to and from at least one additional hardware device. The system also comprises a data buffer configured to store a plurality of consecutive related flits associated with at least one of t...
Saved in:
| Main Authors | , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
24.08.2010
|
| Online Access | Get full text |
Cover
Loading…
| Summary: | One embodiment includes a system comprising a processor configured to read and write data packets via a data bus to and from at least one additional hardware device. The system also comprises a data buffer configured to store a plurality of consecutive related flits associated with at least one of the data packets in one of a plurality of addressable locations of the data buffer. The system further comprises a pointer memory configured to store a respective pointer associated with each of the plurality of addressable locations of the data buffer. |
|---|