Data processing system and method for efficient communication utilizing an in coherency state

A cache coherent data processing system includes at least first and second coherency domains each including at least one processing unit. The first coherency domain includes a first cache memory, and the second coherency domain includes a coherent second cache memory. The first cache memory within t...

Full description

Saved in:
Bibliographic Details
Main Authors Cantin, Jason F, Fields, Jr, James S, Kunkel, Steven R, Starke, William J
Format Patent
LanguageEnglish
Published 29.06.2010
Online AccessGet full text

Cover

More Information
Summary:A cache coherent data processing system includes at least first and second coherency domains each including at least one processing unit. The first coherency domain includes a first cache memory, and the second coherency domain includes a coherent second cache memory. The first cache memory within the first coherency domain of the data processing system holds a memory block in a storage location associated with an address tag and a coherency state field. The coherency state field is set to a state that indicates that the address tag is valid, that the storage location does not contain valid data, and that the memory block is likely cached only within the first coherency domain.