Semiconductor chips with crack stop regions for reducing crack propagation from chip edges/corners

Structures and a method for forming the same. The structure includes a semiconductor substrate, a transistor on the semiconductor substrate, and N interconnect layers on top of the semiconductor substrate, N being a positive integer. The transistor is electrically coupled to the N interconnect layer...

Full description

Saved in:
Bibliographic Details
Main Authors Brofman, Peter J, Casey, Jon Alfred, Melville, Ian D, Questad, David L, Sauter, Wolfgang, Wassick, Thomas Anthony
Format Patent
LanguageEnglish
Published 08.06.2010
Online AccessGet full text

Cover

More Information
Summary:Structures and a method for forming the same. The structure includes a semiconductor substrate, a transistor on the semiconductor substrate, and N interconnect layers on top of the semiconductor substrate, N being a positive integer. The transistor is electrically coupled to the N interconnect layers. The structure further includes a first dielectric layer on top of the N interconnect layers and P crack stop regions on top of the first dielectric layer, P being a positive integer. The structure further includes a second dielectric layer on top of the first dielectric layer. Each crack stop region of the P crack stop regions is completely surrounded by the first dielectric layer and the second dielectric layer. The structure further includes an underfill layer on top of the second dielectric layer. The second dielectric layer is sandwiched between the first dielectric layer and the underfill layer.