Phase locked loop with phase shifted input

In a phase locked loop (PLL), phase shifters shift a phase of an input signal. Based on the phases of the input signal, the shifted signals, and a frequency division output signal, phase frequency detectors (PFDs) generate phase difference signals. In response to the phase difference signals, charge...

Full description

Saved in:
Bibliographic Details
Main Authors Chang, Jen-Chung, Hsu, Chia-Jung, Lu, Shey-Shi, Yang, Yu-Che, Wu, Tsung-Chien, Lin, Tzu-Chao
Format Patent
LanguageEnglish
Published 22.12.2009
Online AccessGet full text

Cover

More Information
Summary:In a phase locked loop (PLL), phase shifters shift a phase of an input signal. Based on the phases of the input signal, the shifted signals, and a frequency division output signal, phase frequency detectors (PFDs) generate phase difference signals. In response to the phase difference signals, charge pumps (CPs) control output voltages thereof. Based on the output voltages of the CPs, a voltage controlled oscillator (VCO) outputs an output signal. A frequency divider divides the frequency of the output signal from the VCO to generate the frequency division output signal. A circulator outputs the frequency division output signal to one of the PFDs at a proper timing. A modulator reduces quantization errors of the frequency divider.