Semi-static flip-flops for RFID tags

A radio frequency identification (RFID) circuit including a semi-static flip-flop having a static storage time longer than its dynamic storage time. The RFID circuit may include a timing block circuit to provide a timing block clock signal to the semi-static flip-flop, the signal having a first cloc...

Full description

Saved in:
Bibliographic Details
Main Authors Hyde, John D, Hara, Dennis Kiyoshi, Dressler, David D
Format Patent
LanguageEnglish
Published 02.06.2009
Online AccessGet full text

Cover

More Information
Summary:A radio frequency identification (RFID) circuit including a semi-static flip-flop having a static storage time longer than its dynamic storage time. The RFID circuit may include a timing block circuit to provide a timing block clock signal to the semi-static flip-flop, the signal having a first clock state duration shorter than the dynamic storage time and a second clock state duration longer than the dynamic storage time.