Semiconductor package including die interposed between cup-shaped lead frame and lead frame having mesas and valleys

A semiconductor package includes a die that is interposed, flip-chip style, between an upper lead frame and a lower lead frame. The lower lead frame has contacts that are aligned with terminals on the bottom surface of the die. The upper lead frame contacts a terminal on the top side of the die, and...

Full description

Saved in:
Bibliographic Details
Main Authors Kasem, Mohammed, Owyang, King, Kuo, Frank, Jaunay, Serge Robert, Mao, Sen, Ou, Oscar, Wang, Peter, Chen, Chang-Sheng
Format Patent
LanguageEnglish
Published 01.07.2008
Online AccessGet full text

Cover

More Information
Summary:A semiconductor package includes a die that is interposed, flip-chip style, between an upper lead frame and a lower lead frame. The lower lead frame has contacts that are aligned with terminals on the bottom surface of the die. The upper lead frame contacts a terminal on the top side of the die, and the edges of the upper lead frame are bent downward around the edges of the die, giving the upper lead frame a cup shape. The edge of the upper lead frame contact another portion of the lower lead frame, so that all of the contacts of the package are coplanar and can be surface-mounted on a printed circuit board. The terminals of the die are electrically connected to the lead frames by means of solder layers. The thicknesses of the respective solder layers that connect the die to the lead frames are predetermined to optimize the performance of the package through numerous thermal cycles. This is done by fabricating the lower lead frame with a plurality of mesas and using a double solder reflow process.