Hierarchical virtual model of a cache hierarchy in a multiprocessor system
The cache coherency protocol described herein can be used to maintain a virtual model of a system, where the virtual model does not change as the system configuration changes. In general, the virtual model is based on the assumption that each node in the system can directly communicate with some num...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
15.04.2008
|
| Online Access | Get full text |
Cover
Loading…
| Summary: | The cache coherency protocol described herein can be used to maintain a virtual model of a system, where the virtual model does not change as the system configuration changes. In general, the virtual model is based on the assumption that each node in the system can directly communicate with some number of other nodes in the system. In one embodiment, for each cache line, the address of the cache line is used to designate a node as the "home" node and all other nodes as "peer" nodes. The protocol specifies one set of messages for communication with the line's home node and another set of messages for communication with the line's peer nodes. |
|---|