Semiconductor memory device with uniform data access time

A semiconductor memory device includes: a core region having a plurality of bank sets for outputting/storing a data in response to an inputted address, wherein each bank set includes one bank, one row address control unit and two column address control units; and a peripheral region having two pad g...

Full description

Saved in:
Bibliographic Details
Main Authors Ko, Jae-Bum, Hong, Sang-Hoon, Kim, Se-Jun
Format Patent
LanguageEnglish
Published 04.12.2007
Online AccessGet full text

Cover

More Information
Summary:A semiconductor memory device includes: a core region having a plurality of bank sets for outputting/storing a data in response to an inputted address, wherein each bank set includes one bank, one row address control unit and two column address control units; and a peripheral region having two pad groups, wherein two pad groups are respectively located at the opposite side of the core region.