System and method for hardening MRAM bits

A device is connected in parallel with an MTJ structure of an MRAM bit to shunt photocurrent away from and/or limit voltage across the MTJ structure during a dose rate event. The device may include at least one transistor and/or at least one diode. One device may be used to protect an entire row and...

Full description

Saved in:
Bibliographic Details
Main Authors Hynes, Owen J, Katti, Romney, Liu, Harry H. L, Liu, Michael S
Format Patent
LanguageEnglish
Published 23.10.2007
Online AccessGet full text

Cover

Abstract A device is connected in parallel with an MTJ structure of an MRAM bit to shunt photocurrent away from and/or limit voltage across the MTJ structure during a dose rate event. The device may include at least one transistor and/or at least one diode. One device may be used to protect an entire row and/or column of MRAM bits. As a result, the MRAM bits are protected during a dose rate event.
AbstractList A device is connected in parallel with an MTJ structure of an MRAM bit to shunt photocurrent away from and/or limit voltage across the MTJ structure during a dose rate event. The device may include at least one transistor and/or at least one diode. One device may be used to protect an entire row and/or column of MRAM bits. As a result, the MRAM bits are protected during a dose rate event.
Author Liu, Harry H. L
Liu, Michael S
Hynes, Owen J
Katti, Romney
Author_xml – sequence: 1
  givenname: Owen J
  surname: Hynes
  fullname: Hynes, Owen J
– sequence: 2
  givenname: Romney
  surname: Katti
  fullname: Katti, Romney
– sequence: 3
  givenname: Harry H. L
  surname: Liu
  fullname: Liu, Harry H. L
– sequence: 4
  givenname: Michael S
  surname: Liu
  fullname: Liu, Michael S
BookMark eNrjYmDJy89L5WTQDK4sLknNVUjMS1HITS3JyE9RSMsvUshILEpJzcvMS1fwDXL0VUjKLCnmYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDcyMLM2NLYmAglAHiKKpc
ContentType Patent
CorporateAuthor Honeywell International Inc
CorporateAuthor_xml – name: Honeywell International Inc
DBID EFH
DatabaseName USPTO Issued Patents
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EFH
  name: USPTO Issued Patents
  url: http://www.uspto.gov/patft/index.html
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
ExternalDocumentID 07286393
GroupedDBID EFH
ID FETCH-uspatents_grants_072863933
IEDL.DBID EFH
IngestDate Sun Mar 05 22:34:13 EST 2023
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-uspatents_grants_072863933
OpenAccessLink https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7286393
ParticipantIDs uspatents_grants_07286393
PatentNumber 7286393
PublicationCentury 2000
PublicationDate 20071023
PublicationDateYYYYMMDD 2007-10-23
PublicationDate_xml – month: 10
  year: 2007
  text: 20071023
  day: 23
PublicationDecade 2000
PublicationYear 2007
References Brusius, Phil and Al Hurst, "Reliability and Qualification of Radiation Hardened Memory Technologies", Feb. 3, 2004. www.aero.org/conferences/mrgw/2004/papers/A-II-1.pdf.
International Search Report for PCT/US2005/045651 dated Jun. 6, 2006.
Chiu (6639852) 20031000
Liu et al. (2006/0145086) 20060700
Hidaka (2004/0184315) 20040900
Motorola Fact Sheet "MRAM Technology" MRAM-300-6-02, Motorola Inc. 2002.
Golke (6058041) 20000500
Naji (2003/0053331) 20030300
Hung et al. (6862228) 20050300
Miller, Sandra Kay, "Motorola's New Hot Rod : The First 4Mb MRAM Chip Zooms Ahead" Processor, vol. 25, Issue 51, Dec. 19, 2003.
Naji (6445612) 20020900
(1 321 941) 20030600
"Motorola Moves MRAM Memory Technology Closer to Market" Electronic Supply and Manufacturing, May 10, 2000.
Fechner (5631863) 19970500
Hidaka (2003/0090935) 20030500
(1 321 944) 20030600
Daughton (4731757) 19880300
Naji et al. (6331943) 20011200
Viehmann (2002/0044482) 20020400
Naji (6496436) 20021200
References_xml – year: 19880300
  ident: 4731757
  contributor:
    fullname: Daughton
– year: 20020400
  ident: 2002/0044482
  contributor:
    fullname: Viehmann
– year: 20030600
  ident: 1 321 944
– year: 20011200
  ident: 6331943
  contributor:
    fullname: Naji et al.
– year: 20000500
  ident: 6058041
  contributor:
    fullname: Golke
– year: 20040900
  ident: 2004/0184315
  contributor:
    fullname: Hidaka
– year: 20031000
  ident: 6639852
  contributor:
    fullname: Chiu
– year: 20020900
  ident: 6445612
  contributor:
    fullname: Naji
– year: 20030300
  ident: 2003/0053331
  contributor:
    fullname: Naji
– year: 19970500
  ident: 5631863
  contributor:
    fullname: Fechner
– year: 20021200
  ident: 6496436
  contributor:
    fullname: Naji
– year: 20050300
  ident: 6862228
  contributor:
    fullname: Hung et al.
– year: 20060700
  ident: 2006/0145086
  contributor:
    fullname: Liu et al.
– year: 20030500
  ident: 2003/0090935
  contributor:
    fullname: Hidaka
– year: 20030600
  ident: 1 321 941
Score 2.686088
Snippet A device is connected in parallel with an MTJ structure of an MRAM bit to shunt photocurrent away from and/or limit voltage across the MTJ structure during a...
SourceID uspatents
SourceType Open Access Repository
Title System and method for hardening MRAM bits
URI https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7286393
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NSwMxEB3aIqgnRcX6RQ5ePES7H81mjyJdFmGliEJvZbNJRKjb0k3x7_uyK6UXvSYwSQiZ994wMyG6DaW22grIVMArh94oOVg4NE8iKplqq7Tw1cjFi8jf4-fZeNajfFsL84VnxFfYS3O_aVZu2SZXwr13F8-75s--R2Dtuw9814tlqafaPiShBNhGferLkU_tm2T5Ie3DBChb7Zod0MiOaG_ajh5Tz9QndNc1B2eQ7qz7t5mBMDJf9WR8cIIVr48FU5-uOSWWTd6ecr61O_9Y-3yV-eh3_eiMBtDt5pyY1Wml5FgHcRnEgZRKicoq4HcC2iJMOqThn2Yu_pm7pIM2wAgHGkZXNHDrjbkGMjp10x77B3Rbbac
link.rule.ids 230,309,783,805,888,64367
linkProvider USPTO
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NSwMxEB1qFa0nRcVaqzl48RB1P5rNHkW7rB9bFlHobdlskiLotnRT_PtOslK86DWBYUjIvHnDzAvAhc-llpohTUV4pcg3SopZOHKeiFU8llpIZqeRswlL38LH6WjagXQ9C_OJz4gu0JfmatUszNw1V2J4by-etuLPViOwtuoDX_XHvJS51NeRzxFsgw3YRIxljpIl6S7soBFM2mrT_IKNZA-2cre6Dx1VH8BlKw9OkLyT9udmgikjsXNPypYnSPZymxHxbppDIMn49S6la7vFbGk7VoqbHw-CI-gic1fHQLSMK8FH0gtLL_Q4F4JVWiCCR5i4MBX3of-nmZN_9s5hO79PiueHydMAeq7aiNHUD06ha5YrNUSYNOLMncA3BeBwpA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=System+and+method+for+hardening+MRAM+bits&rft.inventor=Hynes%2C+Owen+J&rft.inventor=Katti%2C+Romney&rft.inventor=Liu%2C+Harry+H.+L&rft.inventor=Liu%2C+Michael+S&rft.number=7286393&rft.date=2007-10-23&rft.externalDBID=n%2Fa&rft.externalDocID=07286393