System and method for hardening MRAM bits

A device is connected in parallel with an MTJ structure of an MRAM bit to shunt photocurrent away from and/or limit voltage across the MTJ structure during a dose rate event. The device may include at least one transistor and/or at least one diode. One device may be used to protect an entire row and...

Full description

Saved in:
Bibliographic Details
Main Authors Hynes, Owen J, Katti, Romney, Liu, Harry H. L, Liu, Michael S
Format Patent
LanguageEnglish
Published 23.10.2007
Online AccessGet full text

Cover

Loading…
More Information
Summary:A device is connected in parallel with an MTJ structure of an MRAM bit to shunt photocurrent away from and/or limit voltage across the MTJ structure during a dose rate event. The device may include at least one transistor and/or at least one diode. One device may be used to protect an entire row and/or column of MRAM bits. As a result, the MRAM bits are protected during a dose rate event.