System and method for verifying signal propagation delays of circuit traces of a PCB layout
A system for verifying signal propagation delays of circuit traces of a printed circuit board (PCB) layout includes a computer. The computer includes: a setting module for setting a minimum propagation delay and a maximum propagation delay for a trace to be verified, and making a selection regarding...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
16.10.2007
|
Online Access | Get full text |
Cover
Loading…
Abstract | A system for verifying signal propagation delays of circuit traces of a printed circuit board (PCB) layout includes a computer. The computer includes: a setting module for setting a minimum propagation delay and a maximum propagation delay for a trace to be verified, and making a selection regarding whether to calculate a propagation delay of a lead wire connected with the trace; a selecting module for selecting a segment from a segment set of the trace; a calculating module for calculating a propagation delay of the segment, the trace and the lead wire, and a total propagation delay; and a determining module for determining whether all segments of the trace have been calculated, and whether the total propagation delay is between the minimum propagation delay and the maximum propagation delay. A related method is also disclosed. |
---|---|
AbstractList | A system for verifying signal propagation delays of circuit traces of a printed circuit board (PCB) layout includes a computer. The computer includes: a setting module for setting a minimum propagation delay and a maximum propagation delay for a trace to be verified, and making a selection regarding whether to calculate a propagation delay of a lead wire connected with the trace; a selecting module for selecting a segment from a segment set of the trace; a calculating module for calculating a propagation delay of the segment, the trace and the lead wire, and a total propagation delay; and a determining module for determining whether all segments of the trace have been calculated, and whether the total propagation delay is between the minimum propagation delay and the maximum propagation delay. A related method is also disclosed. |
Author | Tong, Mo-Ying Tsai, Hung-Yuan |
Author_xml | – sequence: 1 givenname: Hung-Yuan surname: Tsai fullname: Tsai, Hung-Yuan – sequence: 2 givenname: Mo-Ying surname: Tong fullname: Tong, Mo-Ying |
BookMark | eNqNijsKAjEQQFNo4e8OcwFBV1FrF8VS0M5Cht1JDGRnQjIr5PZ-8ABWD957YzNgYRqZ26VkpQ6QW-hIH9KClQRPSt4Wzw6yd4wBYpKIDtULQ0sBSwax0PjU9F5BEzb0NQjneg_vLr1OzdBiyDT7cWLgeLjWp3mfIyqx5rtL-MFiW-3W1XKz-mN5ATmnPZQ |
ContentType | Patent |
CorporateAuthor | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd Hon Hai Precision Industry Co., Ltd |
CorporateAuthor_xml | – name: Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd – name: Hon Hai Precision Industry Co., Ltd |
DBID | EFH |
DatabaseName | USPTO Issued Patents |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFH name: USPTO Issued Patents url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 07284216 |
GroupedDBID | EFH |
ID | FETCH-uspatents_grants_072842163 |
IEDL.DBID | EFH |
IngestDate | Sun Mar 05 22:31:51 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_grants_072842163 |
OpenAccessLink | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7284216 |
ParticipantIDs | uspatents_grants_07284216 |
PatentNumber | 7284216 |
PublicationCentury | 2000 |
PublicationDate | 20071016 |
PublicationDateYYYYMMDD | 2007-10-16 |
PublicationDate_xml | – month: 10 year: 2007 text: 20071016 day: 16 |
PublicationDecade | 2000 |
PublicationYear | 2007 |
References | Iwanishi (6718529) 20040400 Voloshin et al. (7061931) 20060600 Devadas et al. (2006/0221686) 20061000 Lin (6349402) 20020200 Chang et al. (6415426) 20020700 Brooks et al. (2004/0207064) 20041000 Arkas et al. (6696875) 20040200 Chang et al. (5610833) 19970300 Arkas et al. (2004/0135613) 20040700 Barnette et al. (6316944) 20011100 |
References_xml | – year: 20060600 ident: 7061931 contributor: fullname: Voloshin et al. – year: 20011100 ident: 6316944 contributor: fullname: Barnette et al. – year: 20020200 ident: 6349402 contributor: fullname: Lin – year: 20041000 ident: 2004/0207064 contributor: fullname: Brooks et al. – year: 20020700 ident: 6415426 contributor: fullname: Chang et al. – year: 20040400 ident: 6718529 contributor: fullname: Iwanishi – year: 20040200 ident: 6696875 contributor: fullname: Arkas et al. – year: 20061000 ident: 2006/0221686 contributor: fullname: Devadas et al. – year: 20040700 ident: 2004/0135613 contributor: fullname: Arkas et al. – year: 19970300 ident: 5610833 contributor: fullname: Chang et al. |
Score | 2.6905422 |
Snippet | A system for verifying signal propagation delays of circuit traces of a printed circuit board (PCB) layout includes a computer. The computer includes: a... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | System and method for verifying signal propagation delays of circuit traces of a PCB layout |
URI | https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7284216 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB52F0E9KSquL-bgtVr7SnJ12VI8SA8KCx6WtEmlsLZLmyL-eyepLF70OgNhmGRe4csXgFupAsWpU_ZYUtGAon3tcSWEJ31RsTBmVKIcQPY5yV6jp1W8mkC2ewvzQWHkbcmW_m7ot6Z14EpK7-PGeyP5s-UIbCz7wGezaaXKVXXPKM8GD8kUpty30K5lmh3CPi1BLVtj-l9FIz2CvdxJj2GimxN4G8nBkUZ3HP9tRmoYkY5S7d4aoYVSyA1SSqMgdw5DS-H41WNbYVl35VAbNJ3FUFmJxHzxiKRvB3MKmC5fFpm3s2T93lmEy9r_sTg8gxlN-vocsFAR4zHnMYtU5IdaJCoJfMVYXAgZiHIO8z-XufhHdwkH7krSAjGSK5iZbtDXVEtNceMc9Q113H_D |
link.rule.ids | 230,309,786,808,891,64394 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8QwEB7WVXycFBXX5xy8VmsfSXt13VIfLD0oLHgoadPKwm67tCniv3eSyuJFrwkMQx7zzYRvvgBcC-nIgDJli7OSCpTCLqxAhqEl7LDkrs8JogxBdsriN-9p5s8GEK97YZZ0jawV-dLedO1K1YZcSeG933irF3_WGoGVVh_4rBa1kIksbznFWeeObcCmxlitoj-J4j3YISOUtFWq_QUb0T5sJWb0AAZFdQjvvTw4UvGO_c_NSCkj0mGam24j1GQKsUAKanTNzZKhFnH8arEuMZ83eTdXqBrNotIjApPxPdJ83akjwGjyOo6ttSfpR6M5Lqn947N7DEOq9YsTwEx6PPCDwOee9Gy3CJlkji0597NQOGE-gtGfZk7_mbuC7eQhSl8ep89nsGveJzUrg53DUDVdcUHAqrJLs2bf38OCvQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=System+and+method+for+verifying+signal+propagation+delays+of+circuit+traces+of+a+PCB+layout&rft.inventor=Tsai%2C+Hung-Yuan&rft.inventor=Tong%2C+Mo-Ying&rft.number=7284216&rft.date=2007-10-16&rft.externalDBID=n%2Fa&rft.externalDocID=07284216 |