Semiconductor memory device and semiconductor integrated circuit device

A row control circuit of a semiconductor memory device includes an oscillator as a clock oscillator for generating an internal clock, a D flipflop as a refresh request signal RFRQ generation circuit for generating a refresh request signal RFRQ synchronously with the internal clock, and a delay circu...

Full description

Saved in:
Bibliographic Details
Main Authors Fujimoto, Tomonori, Ohta, Kiyoto, Kikukawa, Hirohito
Format Patent
LanguageEnglish
Published 14.02.2006
Online AccessGet full text

Cover

More Information
Summary:A row control circuit of a semiconductor memory device includes an oscillator as a clock oscillator for generating an internal clock, a D flipflop as a refresh request signal RFRQ generation circuit for generating a refresh request signal RFRQ synchronously with the internal clock, and a delay circuit, a NAND gate, an AND gate, a D flipflop, a delay circuit, an AND gate and an OR gate as refresh circuits. By using a refresh request signal RFRQ and an active signal ACT, internal refresh is performed internally in a DRAM separately from an external refresh command.