Charge pump circuit, passive buffer that employs the charge pump circuit, and pass gate that employs the charge pump circuit

• Main Authors: Marshall, David John, Erickson, Ian, Cogdill, Michael H
• Format: Patent
• Language: English
• Published: 30.11.2004

The present invention relates generally to passive buffers and pass gates, and more particularly, to a charge pump circuit, passive buffer that employs the charge pump circuit, and pass gate that employs the charge pump circuit. Buffer that includes an input node, an output node, and a three-transistor charge pump circuit is coupled to the input node and the output node. The buffer generates an output signal that is a delayed version of a signal presented at the input node. The three-transistor charge pump includes a first transistor (e.g., a pass transistor) that includes a drain electrode that is coupled to the input node, a gate electrode and a source electrode; a second transistor that includes a drain electrode that is coupled to a first predetermined voltage, a gate electrode coupled to the drain electrode of the second transistor, and a source electrode coupled to the gate electrode of the first transistor; and a capacitive element that includes a first electrode that is coupled to the source electrode of the second transistor and the gate electrode of the first transistor and a second electrode that is coupled to the output node.