Self-resetting phase locked loop
The present invention relates generally to circuits for generating event timing signals, and more particularly to phase locked loop circuits. An integrated circuit device having a self-resetting phase-locked loop (PLL) circuit. The PLL circuit generates an output clock signal having a first frequenc...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
24.02.2004
|
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!