Method and apparatus to enhance testability of logic coupled to IO buffers

1. Field of the Invention A circuit to analyze or test a first or second logic coupled to an input/output circuit by storing a plurality of signals into a plurality of flip flops. The flip flops store the plurality of signals for a first mode of operation to observe at least one node within the firs...

Full description

Saved in:
Bibliographic Details
Main Authors Babella, Anthony, Udawatta, Kapila B, Uddin, Razi
Format Patent
LanguageEnglish
Published 18.11.2003
Online AccessGet full text

Cover

More Information
Summary:1. Field of the Invention A circuit to analyze or test a first or second logic coupled to an input/output circuit by storing a plurality of signals into a plurality of flip flops. The flip flops store the plurality of signals for a first mode of operation to observe at least one node within the first logic. Also, the flip flops load data values in response to control logic for a second mode of operation to control at least one node within the second logic.