Fault tolerant memory

The invention relates to a fault tolerant memory. A computer system includes memory modules, a central processing unit and a memory controller. The memory controller is configured to access the memory modules in response to interaction with the central processing unit and define a fault tolerant mem...

Full description

Saved in:
Bibliographic Details
Main Authors Santeler, Paul A, Jansen, Kenneth A, Olarig, Sompong P
Format Patent
LanguageEnglish
Published 06.08.2002
Online AccessGet full text

Cover

More Information
Summary:The invention relates to a fault tolerant memory. A computer system includes memory modules, a central processing unit and a memory controller. The memory controller is configured to access the memory modules in response to interaction with the central processing unit and define a fault tolerant memory array with the memory modules. Each memory module stores first data represented by second data stored by the other memory modules.