Method of manufacturing a transistor
This invention relates to a method of manufacturing a transistor using hybrid thin and thick film techniques and to a transistor manufactured using the same. A method of manufacturing a thin film transistor (TFT) is disclosed comprising source and drain electrodes joined by a semiconductor channel l...
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English |
| Published |
07.05.2002
|
| Online Access | Get full text |
Cover
Loading…
| Summary: | This invention relates to a method of manufacturing a transistor using hybrid thin and thick film techniques and to a transistor manufactured using the same.
A method of manufacturing a thin film transistor (TFT) is disclosed comprising source and drain electrodes joined by a semiconductor channel layer, a gate insulating layer formed from at least two sublayers and a gate electrode. The method comprising the steps of forming the gate insulating layer by depositing a thin film sublayer using a thin film technique; and depositing a printed sublayer by printing, wherein the thin film sublayer is located adjacent the semiconductor channel layer. The TFT may be a top gate TFT wherein the thin film sublayer is formed on the semiconductor channel layer, and wherein the printed sublayer is formed over the thin film sublayer. Alternatively, the TFT may be a bottom gate TFT wherein the printed sublayer is formed over the gate electrode; wherein the thin film sublayer is formed over the printed sublayer, and wherein the semiconductor channel layer is formed on the thin film sublayer. |
|---|