Memory device, refresh control circuit to be used for the memory device, and refresh method

A memory space of a memory cell array is previously divided into a plurality of sub memory spaces. A refresh control circuit executes control of performing refreshment of information to the sub memory spaces are in use at the time of the refreshment of the information and need the refreshment among...

Full description

Saved in:
Bibliographic Details
Main Authors Fukuda, Shinichi, Ikeda, Shigeji, Ohdaira, Isao, Sato, Toshihiko
Format Patent
LanguageEnglish
Published 16.09.2004
Online AccessGet full text

Cover

More Information
Summary:A memory space of a memory cell array is previously divided into a plurality of sub memory spaces. A refresh control circuit executes control of performing refreshment of information to the sub memory spaces are in use at the time of the refreshment of the information and need the refreshment among the plurality of sub memory spaces, and the control of not performing the refreshment to the sub memory spaces which are not in use and do not need the refreshment.