Logic circuit and its forming method
This application proposes a new logic circuit including the 1st selector (S 1 ) in which the control input S is controlled by the first input signal (IN 1 ), the input I 1 or I 0 is controlled by the second input signal (IN 2 ), and the output O is connected to the first node (N 1 ), and the 3rd sel...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
17.10.2002
|
Online Access | Get full text |
Cover
Loading…
Abstract | This application proposes a new logic circuit including the 1st selector (S
1
) in which the control input S is controlled by the first input signal (IN
1
), the input I
1
or I
0
is controlled by the second input signal (IN
2
), and the output O is connected to the first node (N
1
), and the 3rd selector (S
3
) in which the control input S is controlled by the first node (N
1
), the input I
1
is controlled by the third input signal (IN
3
), the input I
0
is controlled by the first input signal (IN
1
), and the output is connected to the first output signal (OUT
1
). |
---|---|
AbstractList | This application proposes a new logic circuit including the 1st selector (S
1
) in which the control input S is controlled by the first input signal (IN
1
), the input I
1
or I
0
is controlled by the second input signal (IN
2
), and the output O is connected to the first node (N
1
), and the 3rd selector (S
3
) in which the control input S is controlled by the first node (N
1
), the input I
1
is controlled by the third input signal (IN
3
), the input I
0
is controlled by the first input signal (IN
1
), and the output is connected to the first output signal (OUT
1
). |
Author | Yamashita, Shunzo Yano, Kazuo Sasaki, Yasuhiko |
Author_xml | – sequence: 1 givenname: Shunzo surname: Yamashita fullname: Yamashita, Shunzo – sequence: 1 givenname: Kazuo surname: Yano fullname: Yano, Kazuo – sequence: 2 givenname: Yasuhiko surname: Sasaki fullname: Sasaki, Yasuhiko |
BookMark | eNrjYmDJy89L5WRQ8clPz0xWSM4sSi7NLFFIzEtRyCwpVkjLL8rNzEtXyE0tychP4WFgTUvMKU7lhdLcDJpuriHOHrqlxQWJJal5JcXxiQUFOZnJiSWZ-XnF8UYGBkYGhiaWxpYmxqSoBQD2Ki9U |
ContentType | Patent |
DBID | EFI |
DatabaseName | USPTO Published Applications |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EFI name: USPTO Published Applications url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
ExternalDocumentID | 20020149394 |
GroupedDBID | EFI |
ID | FETCH-uspatents_applications_200201493943 |
IEDL.DBID | EFI |
IngestDate | Sun Mar 05 22:12:12 EST 2023 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-uspatents_applications_200201493943 |
OpenAccessLink | https://patentcenter.uspto.gov/applications/10122385 |
ParticipantIDs | uspatents_applications_20020149394 |
PublicationCentury | 2000 |
PublicationDate | 20021017 |
PublicationDateYYYYMMDD | 2002-10-17 |
PublicationDate_xml | – month: 10 year: 2002 text: 20021017 day: 17 |
PublicationDecade | 2000 |
PublicationYear | 2002 |
Score | 2.5603933 |
Snippet | This application proposes a new logic circuit including the 1st selector (S
1
) in which the control input S is controlled by the first input signal (IN
1
),... |
SourceID | uspatents |
SourceType | Open Access Repository |
Title | Logic circuit and its forming method |
URI | https://patentcenter.uspto.gov/applications/10122385 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSU42SwVVFLoWFqDRqhRLU93ElETQMa5AYWB3zDQZfA-Zr5-ZR6iJV4RpBHRTGGgvTAGwhZVXAlqYmFqkV1pcUJIPXl2JMpsLOpIKWNOYMjMwA_MyqAnk5snNwAlUDdZcjFRBuAkysAWARYUYmFLzRBhUQFcYJyskZxYll2aWKAB76wqZJcUKoAYisKpQgFzbLMqg6eYa4uyhCzcyHtkBoKsbjUBdC2NLE2MxBhZgPz1VgkHB1DwlxTDZPMk8zSjJJDkZGEXA7JCWnAxsVBmZWKQYSDIoETZPihhF0gxckEtJDHQNzWUYWEqKSlNlgXVjSZIcODAApglt_g |
link.rule.ids | 230,309,783,876,888,64387 |
linkProvider | USPTO |
linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSU42SwVVFLoWFqDRqhRLU93ElETQMa5AYWB3zDQZfA-Zr5-ZR6iJV4RpBHR7NHgvTC4wG-kWAN1SrFdaXFCSD15cCSzeIRGvCzn8GXRGYB7o9IHyvJz8xJSAlDR90GIDUHPf2NKEmYEVWM9agLtlbp7cDJxAg4ANt7ySYqSqw02QgS0ALCrEwJSaJ8KgArrcOFkhObMouTSzRAHYj1fILClWADUdgZWIAuRCZ1EGTTfXEGcPXbiR8cgTzfFIrjAWY2AB9uBTJRgUTM1TUgyTzZPM04ySTJKTgZEHzChpycnA5paRiUWKgSSDEmHzpIhRJM_AEeDiFu_j6ectzcAFubnEQNfQXIaBpaSoNFUWWIGWJMmBwwUAK9B5TQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Logic+circuit+and+its+forming+method&rft.inventor=Yamashita%2C+Shunzo&rft.inventor=Yano%2C+Kazuo&rft.inventor=Sasaki%2C+Yasuhiko&rft.date=2002-10-17&rft.externalDBID=n%2Fa&rft.externalDocID=20020149394 |