Logic circuit and its forming method

This application proposes a new logic circuit including the 1st selector (S 1 ) in which the control input S is controlled by the first input signal (IN 1 ), the input I 1 or I 0 is controlled by the second input signal (IN 2 ), and the output O is connected to the first node (N 1 ), and the 3rd sel...

Full description

Saved in:
Bibliographic Details
Main Authors Yamashita, Shunzo, Yano, Kazuo, Sasaki, Yasuhiko
Format Patent
LanguageEnglish
Published 17.10.2002
Online AccessGet full text

Cover

Loading…
More Information
Summary:This application proposes a new logic circuit including the 1st selector (S 1 ) in which the control input S is controlled by the first input signal (IN 1 ), the input I 1 or I 0 is controlled by the second input signal (IN 2 ), and the output O is connected to the first node (N 1 ), and the 3rd selector (S 3 ) in which the control input S is controlled by the first node (N 1 ), the input I 1 is controlled by the third input signal (IN 3 ), the input I 0 is controlled by the first input signal (IN 1 ), and the output is connected to the first output signal (OUT 1 ).