Arrangement for improving the ESD protection in a CMOS buffer
The invention relates to an arrangement for improving the ESD protection in a CMOS buffer which includes a plurality of PMOS transistors ( 31 to 37 ) and a plurality of NMOS transistors ( 41 - 47 ) which are connected in series with the PMOS transistors and have a finger width W N which is larger th...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
20.06.2002
|
| Online Access | Get full text |
Cover
Loading…
| Abstract | The invention relates to an arrangement for improving the ESD protection in a CMOS buffer which includes a plurality of PMOS transistors (
31
to
37
) and a plurality of NMOS transistors (
41
-
47
) which are connected in series with the PMOS transistors and have a finger width W
N
which is larger than the finger width W
P
of the PMOS transistors in order to be capable of withstanding an increased current load in the case of an electrostatic discharge. |
|---|---|
| AbstractList | The invention relates to an arrangement for improving the ESD protection in a CMOS buffer which includes a plurality of PMOS transistors (
31
to
37
) and a plurality of NMOS transistors (
41
-
47
) which are connected in series with the PMOS transistors and have a finger width W
N
which is larger than the finger width W
P
of the PMOS transistors in order to be capable of withstanding an increased current load in the case of an electrostatic discharge. |
| Author | Reiner, Joachim Schroeder, Hans-Ulrich |
| Author_xml | – sequence: 1 givenname: Hans-Ulrich surname: Schroeder fullname: Schroeder, Hans-Ulrich – sequence: 1 givenname: Joachim surname: Reiner fullname: Reiner, Joachim |
| BookMark | eNrjYmDJy89L5WSwdSwqSsxLT81NzStRSMsvUsjMLSjKL8vMS1coyUhVcA12UQDyS1KTSzLz8xQy8xQSFZx9_YMVkkrT0lKLeBhY0xJzilN5oTQ3g6aba4izh25pcUFiCdDI4vjEgoKczOREkPbieCMDAyAyNzUwNjEmRS0ActI33g |
| ContentType | Patent |
| DBID | EFI |
| DatabaseName | USPTO Published Applications |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EFI name: USPTO Published Applications url: http://www.uspto.gov/patft/index.html sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| ExternalDocumentID | 20020075034 |
| GroupedDBID | EFI |
| ID | FETCH-uspatents_applications_200200750343 |
| IEDL.DBID | EFI |
| IngestDate | Sun Mar 05 22:44:13 EST 2023 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-uspatents_applications_200200750343 |
| OpenAccessLink | https://patentcenter.uspto.gov/applications/09930652 |
| ParticipantIDs | uspatents_applications_20020075034 |
| PublicationCentury | 2000 |
| PublicationDate | 20020620 |
| PublicationDateYYYYMMDD | 2002-06-20 |
| PublicationDate_xml | – month: 06 year: 2002 text: 20020620 day: 20 |
| PublicationDecade | 2000 |
| PublicationYear | 2002 |
| Score | 2.5540612 |
| Snippet | The invention relates to an arrangement for improving the ESD protection in a CMOS buffer which includes a plurality of PMOS transistors (
31
to
37
) and a... |
| SourceID | uspatents |
| SourceType | Open Access Repository |
| Title | Arrangement for improving the ESD protection in a CMOS buffer |
| URI | https://patentcenter.uspto.gov/applications/09930652 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMUs2Bu3ITNI1Mk200DVJsjTRTUxOTNU1TzGztExKskixAB-l5Otn5hFq4hVhGgHdFAbaC1MAbGHllYAWJqYW6ZUWF5Tkg1dXoszmAhs1oPvOgQUvMzAvg5pAbp7cDJxA1WDNxUgVhJsgA1sAWFSIgSk1T4QBGH5FoFX7oKE3BWCzUCET1ndXADa4FFyDXRSgByQArVLIzFNIVHD29Q9WSCoFXVciyqDp5hri7KELtyse2WWgOx2NIFODJsZiDCzADnyqBINCkhGwQDRPS0sxS0w2MTRJTUq0SDY2s0hLtjRKM05JNJJkUCJsnhQxiqQZuMC3lRiYAVO_DANLSVFpqiyw0ixJkgOHEgDkjnd2 |
| link.rule.ids | 230,309,783,876,888,64387 |
| linkProvider | USPTO |
| linkToPdf | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LSwMxEB60io-TouLbIF48xMdummbPbZdWbV2oQm9LsslCQdPS3cW_7yRbZW96DSEZJswrM_MNwA3PQteRqWjQloIyFTEqM2loR_MoUkpo4aGURmM-eGdP0_Z01R7te2E-UYzoAmkp7qpiUc59cSWq9_rhaQ3-7DACrUMf-LIfc6kTnd-7YoM6K8fWYQPtrPBhWTzchW08CB03WxYN0xHvwWbiV_dhzdgDQM4uXT2_-5Qj6DCS2U9UT9AVI_1Jj6ygE5BhZGaJJN3R64Soyg0yOYTbuP_WHdDfu9JmBjptkBceQQtDe3MMRAWoKjt5rrnM2CMzSoos5CLPoiAPtQxO4Prv807_s-kKtpJenL4Mx89nsONHmjxwFJFzaJXLylygZS3VpWfYN55Jgq4 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Arrangement+for+improving+the+ESD+protection+in+a+CMOS+buffer&rft.inventor=Schroeder%2C+Hans-Ulrich&rft.inventor=Reiner%2C+Joachim&rft.date=2002-06-20&rft.externalDBID=n%2Fa&rft.externalDocID=20020075034 |