86Gbit/s SiGe receiver module with high sensitivity for 16086Gbit/s DWDM system

A 86Gbit/s SiGe receiver chip with an on-chip phase-locked loop and a preamplifier is presented. The chip is mounted and measured in a module assembly with RF-connectors. At the intended system data rate of 86Gbit/s bit-error-free operation at a high input sensitivity of 50mVpp is demonstrated. With...

Full description

Saved in:
Bibliographic Details
Published inElectronics letters Vol. 42; no. 1; pp. 21 - 22
Main Authors Dumler, U, Moller, M, Bielik, A, Ellermeyer, T, Langenhagen, H, Walthes, W, Mejri, J
Format Journal Article
LanguageEnglish
Published 05.01.2006
Online AccessGet full text

Cover

Loading…
More Information
Summary:A 86Gbit/s SiGe receiver chip with an on-chip phase-locked loop and a preamplifier is presented. The chip is mounted and measured in a module assembly with RF-connectors. At the intended system data rate of 86Gbit/s bit-error-free operation at a high input sensitivity of 50mVpp is demonstrated. With an external clock, high-speed capability is proven by error-free operation up to 100Gbit/s.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
content type line 23
ObjectType-Feature-1
ISSN:0013-5194
DOI:10.1049/el:20063141