The Need for Speed: Efficient Exact Simulation of Silicon Dangling Bond Logic

The Silicon Dangling Bond (SiDB) logic platform, an emerging computational beyond-CMOS nanotechnology, is a promising competitor due to its ability to achieve integration density and clock speed values that are several orders of magnitude higher compared to current CMOS fabrication nodes. However, t...

Full description

Saved in:
Bibliographic Details
Published inarXiv.org
Main Authors Drewniok, Jan, Walter, Marcel, Wille, Robert
Format Paper
LanguageEnglish
Published Ithaca Cornell University Library, arXiv.org 08.08.2023
Subjects
Algorithms
CMOS
Enumeration
Layouts
Physical simulation
Silicon
Workflow
Online AccessGet full text

Cover

More Information
Summary:The Silicon Dangling Bond (SiDB) logic platform, an emerging computational beyond-CMOS nanotechnology, is a promising competitor due to its ability to achieve integration density and clock speed values that are several orders of magnitude higher compared to current CMOS fabrication nodes. However, the exact physical simulation of SiDB layouts, which is an essential component of any design validation workflow, is computationally expensive. In this paper, we propose a novel algorithm called QuickExact, which aims to be both, efficient and exact. To this end, we are introducing three techniques, namely 1) Physically-informed Search Space Pruning, 2) Partial Solution Caching, and 3) Effective State Enumeration. Extensive experimental evaluations confirm that, compared to the state-of-the-art algorithm, the resulting approach leads to a paramount runtime advantage of more than a factor of 5000 on randomly generated layouts and more than a factor of 2000 on an established gate library.
ISSN:2331-8422