ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework

With the growing demands of consumer electronic products, the computational requirements are increasing exponentially. Due to the applications' computational needs, the computer architects are trying to pack as many cores as possible on a single die for accelerated execution of the application...

Full description

Saved in:
Bibliographic Details
Published inarXiv.org
Main Authors Merchant, Farhad, Sisejkovic, Dominik, Reimann, Lennart M, Yasotharan, Kirthihan, Grass, Thomas, Leupers, Rainer
Format Paper
LanguageEnglish
Published Ithaca Cornell University Library, arXiv.org 14.01.2021
Subjects
Benchmarks
Configurations
Field programmable gate arrays
Multiprocessing
Parameter identification
System on chip
Online AccessGet full text

Cover

More Information
Summary:With the growing demands of consumer electronic products, the computational requirements are increasing exponentially. Due to the applications' computational needs, the computer architects are trying to pack as many cores as possible on a single die for accelerated execution of the application program codes. In a multiprocessor system-on-chip (MPSoC), striking a balance among the number of cores, memory subsystems, and network-on-chip parameters is essential to attain the desired performance. In this paper, we present ANDROMEDA, a RISC-V based framework that allows us to explore the different configurations of an MPSoC and observe the performance penalties and gains. We emulate the various configurations of MPSoC on the Synopsys HAPS-80D Dual FPGA platform. Using STREAM, matrix multiply, and N-body simulations as benchmarks, we demonstrate our framework's efficacy in quickly identifying the right parameters for efficient execution of these benchmarks.
ISSN:2331-8422