A 500 ㎒-to-1.2 ㎓ Reset Free Delay Locked Loop for Memory Controller with Hysteresis Coarse Lock Detector

Saved in:
Bibliographic Details
Published inJournal of semiconductor technology and science Vol. 11; no. 2; pp. 73 - 79
Main Authors Han-Kyu Chi, Moon-Sang Hwang, Byoung-Joo Yoo, Won-Jun Choe, Tae-Ho Kim, Yongsam Moon, Deog-Kyoon Jeong
Format Journal Article
LanguageEnglish
Published 대한전자공학회 2011
Subjects
memory controller
Simultaneous switching noise
delaylocked loop
harmonic lock
replica delay line
hysteresis
stuck problem
Online AccessGet full text

Cover

More Information
ISSN:1598-1657
2233-4866