The Impact of Alternative Encoding Techniques on Field Programmable Gate Array Implementation of Sigma-Delta Modulated Ternary Finite Impulse Response Filters

• Published in: Australian journal of electrical & electronics engineering Vol. 10; no. 1; pp. 107 - 116
• Main Authors: Memon, T D, Beckett, P
• Format: Journal Article
• Language: English
• Published: Routledge 01.01.2013
• Subjects: area-performance; FPGA; Sigma-delta modulation; ternary FIR filter; VHDL
• ISSN: 1448-837X; 2205-362X
• DOI: 10.7158/1448837X.2013.11464360

This paper presents the design and synthesis of a single-bit ternary finite impulse response filter with balanced ternary coefficients (ie. -1, 0, +1) implemented in VHDL on small commercial field programmable gate arrays (FPGAs). A comparison is made between implementations based on 2s complement, redundant binary signed digit (RBSD) and canonical signed digit (CSD) encoding techniques. Through simulation, the area and performance of an example filter are analysed using pipelined and non-pipelined modes for all three techniques. The simulation results show that, unlike in the equivalent multi-bit filters, CSD offers no advantages in single-bit sigma-delta modulated (∑ΔM) systems. Similarly, RBSD occupies twice the area and exhibits much poorer performance compared to a conventional 2s complement representation due to the small symbol size in single-bit systems. These results demonstrate that simple, short word length ∑ΔM filters will be useful in greatly reducing the number of general-purpose digital multipliers in general purpose digital signal processor applications using FPGA and especially ASIC.