Symbol timing recovery using digital spectral line method for 16-CAP VDSL system

This paper presents a new digital spectral line symbol timing recovery method for 16-CAP VDSL system. The proposed method resolves the digital implementation issues of the analog counterpart in two ways: (i) it avoids the costly linear phase bandpass filter that would otherwise be necessary, and (ii...

Full description

Saved in:
Bibliographic Details
Published inIEEE GLOBECOM 1998 (Cat. NO. 98CH36250) Vol. 6; pp. 3467 - 3472 vol.6
Main Authors Keyyun Kim, Yongchul Song, Bongtae Kim, Beomsup Kim
Format Conference Proceeding
LanguageEnglish
Published IEEE 1998
Subjects
Bandwidth
Clocks
Costs
Hardware
Internet telephony
Jitter
Quadrature amplitude modulation
Sampling methods
Timing
Wire
Online AccessGet full text

Cover

More Information
Summary:This paper presents a new digital spectral line symbol timing recovery method for 16-CAP VDSL system. The proposed method resolves the digital implementation issues of the analog counterpart in two ways: (i) it avoids the costly linear phase bandpass filter that would otherwise be necessary, and (ii) it resolves the bandwidth expansion problem by using a single-sided pre-filter pair. With the architectural simplicity, its lower-frequency sampling clock offers an inexpensive implementation for the high speed timing recovery. Simulation shows that the jitter performance of the proposed method approaches to the theoretical limit especially for the transmission distance of less than 200 meters.
ISBN:0780349849
9780780349841
DOI:10.1109/GLOCOM.1998.775845