RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns

Hardware/software designs of embedded systems are characterized by stringent performance constraints. Pipelined implementation of a design is an effective way for maximizing the performance of a design. In this paper we present a novel retiming heuristic to obtain pipelined schedules for hardware-so...

Full description

Saved in:
Bibliographic Details
Published inProceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98) pp. 139 - 143
Main Authors Chatha, K.S., Vemuri, R.
Format Conference Proceeding
LanguageEnglish
Published IEEE 1998
Subjects
Application specific integrated circuits
Computer architecture
Contracts
Embedded system
Monitoring
Processor scheduling
Read-write memory
Steady-state
System buses
Throughput
Online AccessGet full text
ISBN9780818684425
0818684429
ISSN1092-6100
DOI10.1109/HSC.1998.666251

Cover

Abstract Hardware/software designs of embedded systems are characterized by stringent performance constraints. Pipelined implementation of a design is an effective way for maximizing the performance of a design. In this paper we present a novel retiming heuristic to obtain pipelined schedules for hardware-software codesigns. The heuristic aims at maximizing the throughput of a loop oriented resource constrained codesign while minimizing its shared memory usage. The effectiveness of the proposed technique is demonstrated by experimentation.
AbstractList Hardware/software designs of embedded systems are characterized by stringent performance constraints. Pipelined implementation of a design is an effective way for maximizing the performance of a design. In this paper we present a novel retiming heuristic to obtain pipelined schedules for hardware-software codesigns. The heuristic aims at maximizing the throughput of a loop oriented resource constrained codesign while minimizing its shared memory usage. The effectiveness of the proposed technique is demonstrated by experimentation.
Author Vemuri, R.
Chatha, K.S.
Author_xml – sequence: 1
  givenname: K.S.
  surname: Chatha
  fullname: Chatha, K.S.
  organization: Dept. of Electron. Comput., Cincinnati Univ., OH, USA
– sequence: 2
  givenname: R.
  surname: Vemuri
  fullname: Vemuri, R.
BookMark eNp9jrFuwjAURS2VSqUlc6VO7wcIfmni2l1TqmxIUAmJBVnhlb6K2Mh2Bvh6gtqZuxzpnjvcRzFy3pEQzyhzRGlmzarO0RidK6WKCu9EZt601KiVLsuiGonxsCqmCqV8EFmMv3JIWaFBORab5bxefLyDhUCJO3Z7-KE-cEzcQvLgj9f2TIOOvg8tgXU76Kjz4QR94gOfbWLvgB0069lqDa3fUeS9ixNx_20PkbJ_PomXz_lX3UyZiLbHwJ0Np-3f6deb8gJSIEVF
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/HSC.1998.666251
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore Digital Libary (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EndPage 143
ExternalDocumentID 666251
GroupedDBID 29O
6IE
6IH
6IK
6IL
AAJGR
AAWTH
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IPLJI
M43
OCL
RIE
RIL
RNS
ID FETCH-ieee_primary_6662513
IEDL.DBID RIE
ISBN 9780818684425
0818684429
ISSN 1092-6100
IngestDate Tue Aug 26 17:15:51 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-ieee_primary_6662513
ParticipantIDs ieee_primary_666251
PublicationCentury 1900
PublicationDate 19980000
PublicationDateYYYYMMDD 1998-01-01
PublicationDate_xml – year: 1998
  text: 19980000
PublicationDecade 1990
PublicationTitle Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98)
PublicationTitleAbbrev HSC
PublicationYear 1998
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000451910
ssj0020068
Score 2.5128548
Snippet Hardware/software designs of embedded systems are characterized by stringent performance constraints. Pipelined implementation of a design is an effective way...
SourceID ieee
SourceType Publisher
StartPage 139
SubjectTerms Application specific integrated circuits
Computer architecture
Contracts
Embedded system
Monitoring
Processor scheduling
Read-write memory
Steady-state
System buses
Throughput
Title RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns
URI https://ieeexplore.ieee.org/document/666251
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ3PT4MwFMcb3cnTdM7o_JF38AqsjHadV9xCTPwRp9niZQFaotHB4uDg_nr7Wjaj2cEblAbatPDoe-_zLSGXVMYsyAaZoyjnTkAldRLBlRNwPxUCs5sUssO3dzx6Dm6mbFrrbBsWRillks-Ui4cmli-LtEJXmad_tX3EpXf1LLOo1sadYmRS0JLVay1EH0ygc-Dr1VG3a6QfURo-0B_gWnhnfc5qyR9d2YvGIQJ8wrXP-rXnijE5o6ZluZdGqRAzTd7dqkzcdPVHx_Gfvdkn7R-2Dx42VuuA7Ki8RZrrzR2gftcPycvjMLy_voIYkHOc67rwqiqr6wxlAcUCS1dKX7YBAIhzCXNM3P0CPZs_asAT3nKIJt54AkjPY7rIsk06o-FTGDnY2tnC6l3MbEN7R6SRF7k6JiB4xrhkKDRJAxbTWLB-KhnXg9yLfZmekNaWG3S2lp6SPYv5oVfjjDTKz0qdaztfJhdmhL8BSL6lfw
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ3PT8IwFMcbgwc9oYhR_PUOXrex0dbhFSFTAY1gIF6WsZZolI3IdpC_3r52YDQcvK1ds3Vpt7e-9z7fEnLpiojRaXNqSZdzi7rCtSY-lxblXuz7mN0kkR3u9XnwTO_GbFzobGsWRkqpk8-kjYc6li_SOEdXmaN-tT3EpbeV2afMwFprh4oWSkFbVqy2EH7Qoc6mp9ZH9boWf0RxeKo-wYX0zqrMCtEf1dgJBi1E-Hzb3O3Xriva6HTKhuZeaK1CzDV5t_NsYsfLP0qO_3yePVL9ofvgcW239smWTCqkvNreAYq3_YC8PLVbDzfXEAGSjjPVFl5lbpSdIUshnWPtUqrTJgQAUSJghqm7X6Dm80eBeMJbAsHIGYwA-XlMGFlUSa3THrYCC3sbzo3iRWg62jgkpSRN5BEBn08ZFwylJl3KIjfy2VUsGFfD3Ig8ER-TyoYL1DbWXpCdYNjrht3b_v0J2TXQH_o4Tkkp-8zlmbL62eRcj_Y3JqaozA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+the+Sixth+International+Workshop+on+Hardware%2FSoftware+Codesign.+%28CODES%2FCASHE%2798%29&rft.atitle=RECOD%3A+a+retiming+heuristic+to+optimize+resource+and+memory+utilization+in+HW%2FSW+codesigns&rft.au=Chatha%2C+K.S.&rft.au=Vemuri%2C+R.&rft.date=1998-01-01&rft.pub=IEEE&rft.isbn=9780818684425&rft.issn=1092-6100&rft.spage=139&rft.epage=143&rft_id=info:doi/10.1109%2FHSC.1998.666251&rft.externalDocID=666251
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1092-6100&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1092-6100&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1092-6100&client=summon