A fully integrated SoC for 802.11b in 0.18 /spl mu/m CMOS

A 0.18 /spl mu/m CMOS IEEE 802.11b SoC integrated all the radio building blocks including the PA, the PLL loop filter, and the antenna switch, as well as the complete physical layer and the MAC sections. At 2.4 GHz, it dissipates 165 mW in the receive-mode and 360 mW in the transmit-mode from a 1.8...

Full description

Saved in:
Bibliographic Details
Published inISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005 pp. 96 - 586 Vol. 1
Main Authors Darabi, H., Khorram, S., Zhou, Z., Li, T., Marholev, B., Chiu, J., Castaneda, J., Chien, E., Anand, S., Wu, S., Pan, M., Roufoogaran, R., Kim, H., Lettieri, P., Ibrahim, B., Rael, J., Tran, L., Geronaga, E., Yeh, H., Frost, T., Trachewsky, J., Rotougaran, A.
Format Conference Proceeding
LanguageEnglish
Published IEEE 2005
Subjects
Baseband
Clocks
Decision feedback equalizers
Electronics packaging
Filters
Impedance matching
Radio transmitters
Switches
Transceivers
Wireless LAN
Online AccessGet full text

Cover

More Information
Summary:A 0.18 /spl mu/m CMOS IEEE 802.11b SoC integrated all the radio building blocks including the PA, the PLL loop filter, and the antenna switch, as well as the complete physical layer and the MAC sections. At 2.4 GHz, it dissipates 165 mW in the receive-mode and 360 mW in the transmit-mode from a 1.8 V supply. The receiver achieves a typical NF of 6 dB, and -88 dBm sensitivity at 11 Mbit/s rate. The transmitter delivers a nominal output power of 13 dBm.
ISBN:0780389042
9780780389045
ISSN:0193-6530
2376-8606
DOI:10.1109/ISSCC.2005.1493886