Performance Simulations and Verification for Power/Ground Planes Connected with Ground Area-Fills on Multilayer PCBs

• Published in: Proceedings Electronic Components and Technology, 2005. ECTC '05 pp. 722 - 726
• Main Authors: Seung-Joo Lee, Hae-Jin Hwang, Jun-Lee, Jong-Humn Baek, Jong-Gwan Yook
• Format: Conference Proceeding
• Language: English
• Published: IEEE 2005
• Subjects: Analytical models; Capacitors; Circuit simulation; Clocks; Computational modeling; Crosstalk; Electromagnetic interference; Electromagnetic radiation; Impedance; Nonhomogeneous media
• ISBN: 0780389077; 9780780389076
• ISSN: 0569-5503; 2377-5726
• DOI: 10.1109/ECTC.2005.1441349

This paper deals with the effect of ground area-fill which affects the impedance of power distribution network (PDN) in the general desktop-PC motherboard. The outer area-fills connected to inner power/ground planes are modeled in equivalent cell-mesh structure. The unit cell is composed of circuit elements, encompassing the effect of DC and frequency dependent loss. Vector network analyzer (VNA) is employed for measurement and excellent agreement between the proposed model and simulated result has been obtained. Furthermore, the performance simulation for various arrangements of vias and area-fill is performed based on modeling method presented before. The vias connected with area-fill assess the impedance behavior of power/ground planes. According to the widely known strategy of placement of decoupling capacitor, several simulations are performed. All distributed vias at the area-fill have the same results of distributing all vias at the edge of area-fill at the view of impedance. This results support that the vias placed at the edge is more effective than the center ones in case that the noise source placed out of area-fill, this results have the same as this paper expected by performance simulation