A Stochastic Analog SAT Solver in 65nm CMOS Achieving \mathbf\mathbf\mathbf Average Solution Time with 100% Solvability for Hard 3-SAT Problems

This paper presents a stochastic analog SAT solver, featuring a fast open-loop architecture with continuous-time self-loopback pull-up switches, a discrete-time scrambling scheme, and a cost-efficient hybrid random code generator. The SAT prototype in 65nm CMOS achieves orders of magnitude improveme...

Full description

Saved in:
Bibliographic Details
Published in2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) pp. 1 - 2
Main Authors Zhang, Qiaochu, Su, Shiyu, Liu, Zerui, Cheng, Hsiang-Chun, Qiu, Zhengyi, Palaria, Mayank, Ye, Jiacheng, Meng, Deming, Chen, Buyun, Hossain, Sushmit, Wu, Wei, Chen, Mike Shuo-Wei
Format Conference Proceeding
LanguageEnglish
Published IEEE 16.06.2024
Subjects
accelerator
analog
CMOS
CMOS technology
Codes
COP
Energy efficiency
Generators
Hybrid power systems
Prototypes
SAT
stochastic
Very large scale integration
Online AccessGet full text

Cover

Abstract This paper presents a stochastic analog SAT solver, featuring a fast open-loop architecture with continuous-time self-loopback pull-up switches, a discrete-time scrambling scheme, and a cost-efficient hybrid random code generator. The SAT prototype in 65nm CMOS achieves orders of magnitude improvement in speed and energy efficiency compared to prior ASIC (digital and analog) SAT solvers.
AbstractList This paper presents a stochastic analog SAT solver, featuring a fast open-loop architecture with continuous-time self-loopback pull-up switches, a discrete-time scrambling scheme, and a cost-efficient hybrid random code generator. The SAT prototype in 65nm CMOS achieves orders of magnitude improvement in speed and energy efficiency compared to prior ASIC (digital and analog) SAT solvers.
Author Hossain, Sushmit
Su, Shiyu
Palaria, Mayank
Chen, Buyun
Liu, Zerui
Chen, Mike Shuo-Wei
Zhang, Qiaochu
Qiu, Zhengyi
Wu, Wei
Cheng, Hsiang-Chun
Meng, Deming
Ye, Jiacheng
Author_xml – sequence: 1
  givenname: Qiaochu
  surname: Zhang
  fullname: Zhang, Qiaochu
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 2
  givenname: Shiyu
  surname: Su
  fullname: Su, Shiyu
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 3
  givenname: Zerui
  surname: Liu
  fullname: Liu, Zerui
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 4
  givenname: Hsiang-Chun
  surname: Cheng
  fullname: Cheng, Hsiang-Chun
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 5
  givenname: Zhengyi
  surname: Qiu
  fullname: Qiu, Zhengyi
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 6
  givenname: Mayank
  surname: Palaria
  fullname: Palaria, Mayank
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 7
  givenname: Jiacheng
  surname: Ye
  fullname: Ye, Jiacheng
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 8
  givenname: Deming
  surname: Meng
  fullname: Meng, Deming
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 9
  givenname: Buyun
  surname: Chen
  fullname: Chen, Buyun
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 10
  givenname: Sushmit
  surname: Hossain
  fullname: Hossain, Sushmit
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 11
  givenname: Wei
  surname: Wu
  fullname: Wu, Wei
  organization: University of Southern California,Los Angeles,CA,USA
– sequence: 12
  givenname: Mike Shuo-Wei
  surname: Chen
  fullname: Chen, Mike Shuo-Wei
  organization: University of Southern California,Los Angeles,CA,USA
BookMark eNqFj8FKw0AYhFdRsNW-gYf_4jHpbjbZJscQlAoWhQRPQtmkm-SXZFc2ayVP0Vc2FXvw5GkGhm-GmZMLbbQiZMmozxhNlq9P-WOhqlabzjSj1LsMbShWMfcDGoQ-o4KziPIzskhWScwnK1goknMyC1gUe4mIgysyH4Z3SgMa8XhGDinkzlStHBxWkGo5FUOeFpCbbq8soAYR6R6yzXMOadWi2qNu4K2Xri3rvwLpRMhGHdlPh0ZDgb2CL3QtMErvfjpliR26EWpjYS3tDrh3nHuxpuxUP9yQy1p2g1r86jW5fbgvsrWHSqnth8Ve2nF7Osr_ib8BETBeig
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/VLSITechnologyandCir46783.2024.10631503
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9798350361469
EISSN 2158-9682
EndPage 2
ExternalDocumentID 10631503
Genre orig-research
GrantInformation_xml – fundername: IARPA
  grantid: MicroE4AI
  funderid: 10.13039/100011039
GroupedDBID 6IE
6IH
6IL
6IN
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
JC5
OCL
RIE
RIL
RIO
RNS
ID FETCH-ieee_primary_106315033
IEDL.DBID RIE
IngestDate Wed Sep 11 06:07:09 EDT 2024
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-ieee_primary_106315033
ParticipantIDs ieee_primary_10631503
PublicationCentury 2000
PublicationDate 2024-June-16
PublicationDateYYYYMMDD 2024-06-16
PublicationDate_xml – month: 06
  year: 2024
  text: 2024-June-16
  day: 16
PublicationDecade 2020
PublicationTitle 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
PublicationTitleAbbrev VLSITECHNOLOGYANDCIRCUITS
PublicationYear 2024
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020538
Score 4.6130385
Snippet This paper presents a stochastic analog SAT solver, featuring a fast open-loop architecture with continuous-time self-loopback pull-up switches, a...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms accelerator
analog
CMOS
CMOS technology
Codes
COP
Energy efficiency
Generators
Hybrid power systems
Prototypes
SAT
stochastic
Very large scale integration
Title A Stochastic Analog SAT Solver in 65nm CMOS Achieving \mathbf\mathbf\mathbf Average Solution Time with 100% Solvability for Hard 3-SAT Problems
URI https://ieeexplore.ieee.org/document/10631503
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEB60B9GLr4qPKnPQY2Ka7MbkGIqliq2FVOlBKE12a4uYSE0P-if8y84kprWi4GnDQia7zGZndna-bwBOhVJMHO6TBsTQEFpqI7KVMmhxCF952ootBgq3O27rTlz3Zf8LrJ5jYbTWefKZNvkxv8tXaTzjUBn94a5DDoyzCqueZRdgrfnpilaTt1YUOK5b_vn9TXi1iE7TqbwxmdKm4Dl0JrSFWYpaKqqS25TmJnTK0RSpJE_mLIvM-P0HUeO_h7sF1QV8D7tzw7QNKzrZgY1vzIO78BFgmKXxeMg0zcjMJOkjhkEPw5RTpXGSoCuTZ2y0b0MM4vFEc-ABH8i_HUej5QYDeoO2JSxDbMi4EuQIL9Yt6yyXWdCBvyH5yMjZAugY_LluUc_mtQq15mWv0TJ4foOXggJjUE7N2YNKkiZ6H9AeadejTtdWkYglWTlJjVT6Qo6U74kDqP4q4vCP_iNYZ01xWlbdrUElm870MTkAWXSSK_4T0ma0Og
link.rule.ids 310,311,786,790,795,796,802,27958,55109
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT8JAEJ4oJj4uvjA-UOegx2Jpt7U9NkQCCkhSNBxMCO0uQoytwXLQP-Ffdqa1IEYTT9ts0-ludrrz6HzfApwJKZk43KUVEANNKEtpgSGlRsohXOkoPdQZKNxq2_U7cd2zel9g9RQLo5RKi89UmS_Tf_kyDqecKqMv3DbJgTGXYYUMve5mcK1ZfEX65KxmRxzTzYv7pt-Y56cpLq-OJ7QtOCZFhYYo58IWjlVJrUptE9r5eLJikqfyNAnK4fsPqsZ_D3gLinMAH3ZmpmkbllS0AxvfuAd34cNDP4nD0YCJmpG5SeJH9L0u-jEXS-M4QtuKnrHauvXRC0djxakHfCAPdxQMFxv06AnamDBPsiEjS5BzvFjR9fNUZkYI_obkJSPXC6Cp8es62Yk2r0Uo1a661brG8-u_ZCQY_Xxq5h4UojhS-4DGUNkOddqGDERokZ2zqLGkurSG0nXEARR_FXH4R_8prNW7rWa_2WjfHME6rxoXaVXsEhSSyVQdkzuQBCepEnwCfPO3kA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2024+IEEE+Symposium+on+VLSI+Technology+and+Circuits+%28VLSI+Technology+and+Circuits%29&rft.atitle=A+Stochastic+Analog+SAT+Solver+in+65nm+CMOS+Achieving+%5Cmathbf%5Cmathbf%5Cmathbf+Average+Solution+Time+with+100%25+Solvability+for+Hard+3-SAT+Problems&rft.au=Zhang%2C+Qiaochu&rft.au=Su%2C+Shiyu&rft.au=Liu%2C+Zerui&rft.au=Cheng%2C+Hsiang-Chun&rft.date=2024-06-16&rft.pub=IEEE&rft.eissn=2158-9682&rft.spage=1&rft.epage=2&rft_id=info:doi/10.1109%2FVLSITechnologyandCir46783.2024.10631503&rft.externalDocID=10631503