The design of Wishbone-IIC Master Bus Verification Platform Based on UVM
UVM is the universal verification methodology that provides a hierarchical verification framework. The modularized design allows each component to be applied in different projects, greatly improving the efficiency and reusability of chip verification and shortening the development cycle of chips. In...
Saved in:
Published in | 2024 4th International Conference on Electronics, Circuits and Information Engineering (ECIE) pp. 635 - 639 |
---|---|
Main Authors | , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
24.05.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!