DESIGN METHOD, DESIGN PROGRAM AND METHOD FOR PRODUCING CIRCUIT BOARD

The present invention discloses a design method for a plurality of resin layers of a circuit board that is formed by stacking a plurality of resin layers and forming a wiring line on the upper surface of at least one resin layer among the plurality of resin layers. This design method designs the plu...

Full description

Saved in:
Bibliographic Details
Main Authors TOMINAGA, Ryojiro, TAKIKAWA, Shinji
Format Patent
LanguageEnglish
French
Japanese
Published 02.11.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present invention discloses a design method for a plurality of resin layers of a circuit board that is formed by stacking a plurality of resin layers and forming a wiring line on the upper surface of at least one resin layer among the plurality of resin layers. This design method designs the plurality of resin layers by producing image data that show at least the plurality of resin layers in positions where the wiring line is supported and covered. La présente invention concerne un procédé de conception pour une pluralité de couches de résine d'une carte de circuit imprimé formée par l'empilement d'une pluralité de couches de résine et la formation d'une ligne de câblage sur la surface supérieure d'au moins une couche de résine parmi la pluralité de couches de résine. Ce procédé de conception permet de concevoir la pluralité de couches de résine en produisant des données d'image qui montrent au moins la pluralité de couches de résine dans des positions où la ligne de câblage est supportée et recouverte. 複数の樹脂層を積層させるとともに、複数の樹脂層のうちの少なくとも1層の樹脂層の上面に配線を形成することで作製される回路基板の複数の樹脂層の設計方法であって、配線を支持するとともに覆う箇所の複数の樹脂層を少なくとも示す画像データを生成することで複数の樹脂層を設計する設計方法が開示される。
AbstractList The present invention discloses a design method for a plurality of resin layers of a circuit board that is formed by stacking a plurality of resin layers and forming a wiring line on the upper surface of at least one resin layer among the plurality of resin layers. This design method designs the plurality of resin layers by producing image data that show at least the plurality of resin layers in positions where the wiring line is supported and covered. La présente invention concerne un procédé de conception pour une pluralité de couches de résine d'une carte de circuit imprimé formée par l'empilement d'une pluralité de couches de résine et la formation d'une ligne de câblage sur la surface supérieure d'au moins une couche de résine parmi la pluralité de couches de résine. Ce procédé de conception permet de concevoir la pluralité de couches de résine en produisant des données d'image qui montrent au moins la pluralité de couches de résine dans des positions où la ligne de câblage est supportée et recouverte. 複数の樹脂層を積層させるとともに、複数の樹脂層のうちの少なくとも1層の樹脂層の上面に配線を形成することで作製される回路基板の複数の樹脂層の設計方法であって、配線を支持するとともに覆う箇所の複数の樹脂層を少なくとも示す画像データを生成することで複数の樹脂層を設計する設計方法が開示される。
Author TOMINAGA, Ryojiro
TAKIKAWA, Shinji
Author_xml – fullname: TOMINAGA, Ryojiro
– fullname: TAKIKAWA, Shinji
BookMark eNrjYmDJy89L5WRwcXEN9nT3U_B1DfHwd9FRgHIDgvzdgxx9FRz9XKBSCm7-QSBhl1BnTz93BWfPIOdQzxAFJ3_HIBceBta0xJziVF4ozc2g7OYa4uyhm1qQH59aXJCYnJqXWhIf7m9kYGRsZGBpaWbgaGhMnCoA-KkuFQ
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate PROCÉDÉ DE CONCEPTION, PROGRAMME DE CONCEPTION ET PROCÉDÉ DE PRODUCTION DE CARTE DE CIRCUIT IMPRIMÉ
設計方法、設計プログラム、および回路基板作製方法
ExternalDocumentID WO2023209960A1
GroupedDBID EVB
ID FETCH-epo_espacenet_WO2023209960A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:55:44 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_WO2023209960A13
Notes Application Number: WO2022JP19309
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231102&DB=EPODOC&CC=WO&NR=2023209960A1
ParticipantIDs epo_espacenet_WO2023209960A1
PublicationCentury 2000
PublicationDate 20231102
PublicationDateYYYYMMDD 2023-11-02
PublicationDate_xml – month: 11
  year: 2023
  text: 20231102
  day: 02
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies FUJI CORPORATION
RelatedCompanies_xml – name: FUJI CORPORATION
Score 3.6344857
Snippet The present invention discloses a design method for a plurality of resin layers of a circuit board that is formed by stacking a plurality of resin layers and...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PHYSICS
PRINTED CIRCUITS
Title DESIGN METHOD, DESIGN PROGRAM AND METHOD FOR PRODUCING CIRCUIT BOARD
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231102&DB=EPODOC&locale=&CC=WO&NR=2023209960A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqvgxJaD0yeLs1nYvQ9qk3Sr0g9rq3kbbtKBIN1zFf99r6HRPewgkd3Akgcsvv0suAbjTBgZH2OOK9shTZZhhDctA0XmBEkPlRtGEBjxfnybD55k268DnOhdGvBP6Ix5HRI_K0d9rsV4v_4NYTNytXD1k7yhaPDnxmMktO8bNCgKmzKyxHQYsoDKlyNtkPxK6JktU75vIlXZwI200_mC_Wk1eynITVJwj2A3RXlUfQ-cjleCArv9ek2Dfa4-8JdgTdzTzFQpbP1ydAGP2izvxiWfH04Ddk7YZRsEkMj1i-qxVESR5jZgl1PUnhLoRTdyYWIEZsVO4deyYThXs2PxvHuZvweYoBmfQrRZVcQ7EQJamZQj8HAF5WOppyTU1H41Ko1-O1CK9gN42S5fb1Vdw2DRFAp7ag2799V1cIxLX2Y2YwF_6oIT3
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL8s82O-6dT4MbWJhieJGxuwl8Wwlg10wIJM90ZghURj2CIY_32Phume9tCkvUsubZPrr79rrwW4U7s6R9jjstrhkdyLsYalK2s8QYmucD0pQwOOq1mz3tNcndfgc50LI94J_RGPI6JHLdDfC7Fer_6DWEzcrcwf4ncULR9HwYBJFTvGzQoCpsSGA3PqMY9KlCJvk1xf6MosUa1tIFfawU22XvqD-Tos81JWm6AyOoTdKdrLiiOofURNaND132tN2HeqI-8m7Ik7moschZUf5sfAmPlij13imIHlsXtSNae-N_YNhxguq1QESV4pZjNqu2NCbZ_O7IAMPcNnJ3A7MgNqydix8G8ewjdvcxTdU6hnyyw5A6IjS1NjBH6OgNxLtSjlqrLo91O9nfaVJDqH1jZLF9vVN9CwAmcSTmz3-RIOSpVIxlNaUC--vpMrROUivhaT-QtjsIfq
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=DESIGN+METHOD%2C+DESIGN+PROGRAM+AND+METHOD+FOR+PRODUCING+CIRCUIT+BOARD&rft.inventor=TOMINAGA%2C+Ryojiro&rft.inventor=TAKIKAWA%2C+Shinji&rft.date=2023-11-02&rft.externalDBID=A1&rft.externalDocID=WO2023209960A1