CORE-TO-CORE CACHE STASHING AND TARGET DISCOVERY

A method and apparatus is disclosed for transferring data from a first processor core to a second processor core. The first processor core executes a stash instruction having a first operand associated with a data address of the data. A second processor core is determined to be a stash target for a...

Full description

Saved in:
Bibliographic Details
Main Authors RANDALL, Joshua, MATHEWSON, Bruce James, RICO CARRO, Alejandro, JOAO, Jose Alberto, MUCK, Tiago Rogerio
Format Patent
LanguageEnglish
French
Published 02.12.2021
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Be the first to leave a comment!
You must be logged in first