INSULATING LAYER FABRICATION METHOD, ARRAY FABRICATION METHOD AND ARRAY SUBSTRATE
An insulating layer fabrication method, an array substrate fabrication method and an array substrate; wherein the insulating layer fabrication method comprises the steps of: (S101) depositing an insulating layer (20) on a substrate (10); (S102) performing exposure development processing on the insul...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | Chinese English French |
Published |
04.01.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An insulating layer fabrication method, an array substrate fabrication method and an array substrate; wherein the insulating layer fabrication method comprises the steps of: (S101) depositing an insulating layer (20) on a substrate (10); (S102) performing exposure development processing on the insulating layer (20) so as to obtain the insulating layer (20) having an opening (21); (S103) performing photocuring processing on the insulating layer (20) having the opening (21); (S104) performing high-temperature annealing processing on the insulating layer (20) having the opening (21) after completion of the photocuring processing. The insulating layer fabrication method may reduce deformation of the insulating layer opening.
L'invention concerne un procédé de fabrication de couche isolante, un procédé de fabrication de substrat matriciel et un substrat matriciel où le procédé de fabrication de couche isolante comprend les étapes suivantes : (S101) déposer une couche isolante (20) sur un substrat (10); (S102) effe |
---|---|
AbstractList | An insulating layer fabrication method, an array substrate fabrication method and an array substrate; wherein the insulating layer fabrication method comprises the steps of: (S101) depositing an insulating layer (20) on a substrate (10); (S102) performing exposure development processing on the insulating layer (20) so as to obtain the insulating layer (20) having an opening (21); (S103) performing photocuring processing on the insulating layer (20) having the opening (21); (S104) performing high-temperature annealing processing on the insulating layer (20) having the opening (21) after completion of the photocuring processing. The insulating layer fabrication method may reduce deformation of the insulating layer opening.
L'invention concerne un procédé de fabrication de couche isolante, un procédé de fabrication de substrat matriciel et un substrat matriciel où le procédé de fabrication de couche isolante comprend les étapes suivantes : (S101) déposer une couche isolante (20) sur un substrat (10); (S102) effe |
Author | FAN, Deyong |
Author_xml | – fullname: FAN, Deyong |
BookMark | eNrjYmDJy89L5WQI9PQLDvVxDPH0c1fwcYx0DVJwc3QK8nQGivj7Kfi6hnj4u-goOAYFOUZikVFw9HOBSgaHOgWHBDmGuPIwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvhwfyMDQwsDAwMTCxNHQ2PiVAEAmacx9w |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 绝缘层的制造方法、阵列的制造方法及阵列基板 PROCÉDÉ DE FABRICATION DE COUCHE ISOLANTE, PROCÉDÉ DE FABRICATION DE MATRICE, ET SUBSTRAT MATRICIEL |
ExternalDocumentID | WO2018000484A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_WO2018000484A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 16:18:13 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | Chinese English French |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_WO2018000484A13 |
Notes | Application Number: WO2016CN90652 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180104&DB=EPODOC&CC=WO&NR=2018000484A1 |
ParticipantIDs | epo_espacenet_WO2018000484A1 |
PublicationCentury | 2000 |
PublicationDate | 20180104 |
PublicationDateYYYYMMDD | 2018-01-04 |
PublicationDate_xml | – month: 01 year: 2018 text: 20180104 day: 04 |
PublicationDecade | 2010 |
PublicationYear | 2018 |
RelatedCompanies | SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD |
RelatedCompanies_xml | – name: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD |
Score | 3.2438507 |
Snippet | An insulating layer fabrication method, an array substrate fabrication method and an array substrate; wherein the insulating layer fabrication method comprises... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | INSULATING LAYER FABRICATION METHOD, ARRAY FABRICATION METHOD AND ARRAY SUBSTRATE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180104&DB=EPODOC&locale=&CC=WO&NR=2018000484A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMTECHeJkbKmbaJxmoWuSapmoa2lqmaablpxmkpKcbGxslgLanOzrZ-YRauIVYRrBxJAD2wsDPie0HHw4IjBHJQPzewm4vC5ADGK5gNdWFusnZQKF8u3dQmxd1KC9Y0MLUPdCzcXJ1jXA38XfWc3ZGdhvU_MLgsiBkquJI7CvxApsSJuD8oNrmBNoX0oBcqXiJsjAFgA0L69EiIGpKkOYgdMZdveaMAOHL3TKG8iE5r5iEYZAYE871McxxNPPXcHHMdI1SMHN0SkIuhVYwdc1xMPfRUfBMSjIMRKLjIKjnwtUMjjUCXRXcoirKIOym2uIs4cu0G3x8KCID_dH9oixGANLXn5eqgSDQrKpQZqRcZKZpUWyqUlqqmFSopllkrGlhXFKkkGKoUGqJIMMPpOk8EtLM3CBuOChBxMZBpaSotJUWWBlXJIkBw5DAOXBhk0 |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsWPqQWlTxa3Ja3Nw5D0y077MWvntqexfqEg23AVwb_epHa6B9lbyA-OJORy-V1ydwCXuM2TOCEiTVCmSjglE4nIJJOyOMNJHCOkJDw42fUUu4_vh_KwAm_LWJgiT-hnkRyRaVTM9D0vzuv5nxPLKP5WLq6jV9Y1u7XCjiGW7LilcnohGlrH7PmGr4u6znib6AU_GN-umDKutMEu2TdcH8xnjcelzFeNirUDmz0mb5rvQuXrpQ41fVl7rQ5bbvnkzZql9i324JEx7b5Dw653Jzh0ZAaCRbWgDAUWXDO0feNKoEFAR_8gAvWMEnzqa7xWcmjuw4VlhrotsbGNf5diPPBXJ4IOoDqdTdNDEGK5mbVRpBA1lnGatqKJQiJEVJREzaTVTI-gsU7S8Xr4HGp26Dpjp-s9nMA2hwo3BG5ANX__SE-ZYc6js2I9vwFeuIlA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INSULATING+LAYER+FABRICATION+METHOD%2C+ARRAY+FABRICATION+METHOD+AND+ARRAY+SUBSTRATE&rft.inventor=FAN%2C+Deyong&rft.date=2018-01-04&rft.externalDBID=A1&rft.externalDocID=WO2018000484A1 |