Low resistive electrode for an extendable high-k metal gate stack

In one embodiment, a method of making a semiconductor device includes: forming a substrate; forming an nFET transistor and a pFET transistor on the substrate; wherein forming the nFET transistor comprises first depositing several first layers in and along the inner sidewalls of a trench on the subst...

Full description

Saved in:
Bibliographic Details
Main Authors Wong, Keith Kwong Hon, Bao, Ruqiang
Format Patent
LanguageEnglish
Published 01.05.2018
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In one embodiment, a method of making a semiconductor device includes: forming a substrate; forming an nFET transistor and a pFET transistor on the substrate; wherein forming the nFET transistor comprises first depositing several first layers in and along the inner sidewalls of a trench on the substrate, then depositing a conductive metal comprising cobalt on the several first layers; wherein forming the pFET transistor comprises first depositing several second layers in and along the inner sidewalls of a trench on the substrate, then depositing a conductive metal comprising cobalt on the several second layers.
Bibliography:Application Number: US201614993674