Chip package with thermal dissipation structure and method for forming the same
Structures and formation methods of a chip package are provided. The chip package includes a first package structure including a first semiconductor die that has a first side and a second side opposite thereto. The chip package also includes a package layer partially or completely encapsulating the...
Saved in:
Main Authors | , , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
16.01.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Structures and formation methods of a chip package are provided. The chip package includes a first package structure including a first semiconductor die that has a first side and a second side opposite thereto. The chip package also includes a package layer partially or completely encapsulating the first semiconductor die, and a conductive feature in the package layer. The chip package further includes a first heat-spreading layer over the first side of the first semiconductor die and a first cap layer on the first heat-spreading layer. |
---|---|
AbstractList | Structures and formation methods of a chip package are provided. The chip package includes a first package structure including a first semiconductor die that has a first side and a second side opposite thereto. The chip package also includes a package layer partially or completely encapsulating the first semiconductor die, and a conductive feature in the package layer. The chip package further includes a first heat-spreading layer over the first side of the first semiconductor die and a first cap layer on the first heat-spreading layer. |
Author | Lee Kuang-Chun Wang Chin-Hua Huang Cheng-Lin Lin Po-Yao Jeng Shin-Puu Yu Hsiu-Mei Leu Shyue-Ter Yeh Shu-Shen |
Author_xml | – fullname: Jeng Shin-Puu – fullname: Lee Kuang-Chun – fullname: Leu Shyue-Ter – fullname: Yu Hsiu-Mei – fullname: Wang Chin-Hua – fullname: Yeh Shu-Shen – fullname: Huang Cheng-Lin – fullname: Lin Po-Yao |
BookMark | eNqNjT0KwkAQRrfQwr87zAUERSRJa1DsLNQ6DNlJdjA7u-xO8Poa8AAWH695j29pZhKEFuZWO44QsX1hT_BmdaCOkscBLOfMEZWDQNY0tjomAhQLntQFC11I0zxLP0WQ0dPazDscMm1-XBm4nB_1dUsxNJS_RySkzfNelcWuKo6n_eEP5QMpBjij |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US9870975B1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US9870975B13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 14:42:10 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US9870975B13 |
Notes | Application Number: US201615210343 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180116&DB=EPODOC&CC=US&NR=9870975B1 |
ParticipantIDs | epo_espacenet_US9870975B1 |
PublicationCentury | 2000 |
PublicationDate | 20180116 |
PublicationDateYYYYMMDD | 2018-01-16 |
PublicationDate_xml | – month: 01 year: 2018 text: 20180116 day: 16 |
PublicationDecade | 2010 |
PublicationYear | 2018 |
RelatedCompanies | Taiwan Semiconductor Manufacturing Co., Ltd |
RelatedCompanies_xml | – name: Taiwan Semiconductor Manufacturing Co., Ltd |
Score | 3.121937 |
Snippet | Structures and formation methods of a chip package are provided. The chip package includes a first package structure including a first semiconductor die that... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Chip package with thermal dissipation structure and method for forming the same |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180116&DB=EPODOC&locale=&CC=US&NR=9870975B1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-L8Ig_St6LrmnZ7KELbjSFsHW6VvY0mTbHoumIr_vvedd30RR8CISHhcnC5333kAnDHhUy4Icj_heaqKeJYF33e1VUvsZQlDFtWEdPxxBqF5tOCLxqQbt_CVHVCv6riiChREuW9rO7r_MeJ5Ve5lcW9SHFo_TicO75WW8edHsUVNN91BtPADzzN85xwpk2eHTStH_o2d9FQ2kMUbVP21-DFpUcp-W-NMjyG_SlulpUn0FBZCw697cdrLTgY1_Fu7NaiV5xC4L2mOUNi3_AGYOQ-ZYTdVtE7o5h6nRnNNvVgPz8Ui7KYbf6HZghMqa1QTdEiVkQrdQZsOJh7Ix0pW-64sAxnuzN0z6GZrTN1ASwSXYMqrEjCFibCiSQWXEaxEZlCmly2of3nNpf_zF3BEbGTnA0d6xqaSLy6QfVbituKcd_E84vz |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fT8IwEL4QNOKbokb82QezN6KMdcDDYsIGQYWNCBjeyNp1cdGNxWH8970bA33RhyZNmzbtJdf77q79CnDDhQy5Lij-he6qIYKgLjq8WVft0FSm0Fsyz5iOXHMwMx7nfF6CaPMWJucJ_crJEVGjJOr7Kj-v058glpPfrcxuRYRNy_v-1HK0wjtutCmvoDldqzf2HM_WbNuaTTT32ULX-q7T4l10lHYQYbeJZr_30qVHKelvi9I_gN0xTpasDqGkkipU7M3Ha1XYGxX5bqwWqpcdgWe_RinDxb7hCcAofMoIu8X-O6OcenEzmq35YD8_FPOTgK3_h2YITKnEaKZoEMv8WB0D6_em9qCOK1tspbCYTbZ7aJ5AOVkm6hSYL5o6MaxIwhYGwokwEFz6ge4bQhpc1qD25zRn__RdQ2UwHQ0Xwwf36Rz2SbQUeGiYF1DGjahLNMUrcZUL8Rt9SI7j |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Chip+package+with+thermal+dissipation+structure+and+method+for+forming+the+same&rft.inventor=Jeng+Shin-Puu&rft.inventor=Lee+Kuang-Chun&rft.inventor=Leu+Shyue-Ter&rft.inventor=Yu+Hsiu-Mei&rft.inventor=Wang+Chin-Hua&rft.inventor=Yeh+Shu-Shen&rft.inventor=Huang+Cheng-Lin&rft.inventor=Lin+Po-Yao&rft.date=2018-01-16&rft.externalDBID=B1&rft.externalDocID=US9870975B1 |